### MODULE-1 ARM 32-BIT MIC ROCONTROLLER.

B.S. Balaji Asst. Prof BGSIT.

Introduction ARM CORTEX M3 - PROCESSOR.

- The requirement for higher performance microcontrollers has been driven globally by the industry's changing needs;

for example, micro controllers are required to handle more work

without increasing a product's frequency or power.

- Microcontrollers are becoming increasingly connected whether by Universal Serial Bus (USB), Ethernet, or wireless radio, and

hence, the processing needed to support these communication channels and advanced peripherals are growing.

-> General application complexity is on the rise due to more sophisticated wer interface, multimedia requirements, system speed, and convergence of functionalities.

> The ARM Cortex-M3, processor, the first of the Cortex generation of processors released by ARM (Advanced RISC (Reduced Instruction Set

Computing) Machines) in 2006.

It provides excellent performance at low gate count and comes with many new features previously available only in high end processors.

-) It addresses the requirements of 32 bit embedded processor like-

(i) Greater performance efficiency - It allows more work to be done without increasing the frequency or power requirements.

(ii) Low power consumption - It enables longer battery life, especially critical in portable products like wireless networking applications.

(iii) Enhanced determinism - It guarantees that critical tasks and interrupts

are serviced as quickly as possible and in a known number of cycles.

(iv) Improved code density - It ensures that code fits in even the smallest

memory footprints. (v) Ease of use - It provides easier programmability and debugging for the growing number of 8-bit and 16-bit users migrating to 32 bits.


- (vi) Lower cost solutions It reduces 32-bit based system close to those of legacy 8-bit and 16-bit devices and enabling low-end, 32 bit micro controllers.
- (vii) Wide choice of development tools The availability of clow-cost or tree compilers to full-featured development suites from many development tool vendors.
- Cortex M3 processor builds on the success of the ARM7 processor to deliver devices that are significantly easier to program and debug and yet deliver a higher processing capability.
- It can be easily programmed using the Clanguage and are based on a well-established architecture, application code can be ported and reused easily, reducing development time and testing costs.
- It introduces a no. of features and technologies that meet the specific requirements of the micro controller applications such as
- \* non maskable interrupts for critical tasks,
- \* highly deterministic nested vector interrupts,
- \* atomic bit manipulation, and

BALL OF CHE BY TENES

\* an optional Memory Protection Unit (MPU).

# Background of ARM and ARM Architecture

- ARM was formed in 1990 as Advanced RISC Machines Ltd., a joint venture of Apple Computer, Acorn Computer Group, and
- → In 1991, ARM introduced the ARM6 procusor family, and
- VLSI became the initial licensee.
- Additional companies, including Texas instruments, NEC, Sharp, and ST Microelectronics, licensed the ARM processor designs.
- Applications of ARM processors into mobile phones, computer hard disks, personal digital assistants (PDAs), home entertainment systems etc.



- The Cortex-M3 processor is the Central processing unit (CPU) of a microcontroller chip. Inaddition, a no. of other components are required for the whole Cortex-M3 processor-based microcontroller.

-> After chip manufacturers license the Cortex-M3 processor, they can put the Cortex-M3 processor in their silicon designs, adding memory, peripherals, input (output (I/O), and other features.

-> Cortex-M3 procussor-based chips from different manufacturers will have different memory sizes, types, peripherals, and features.

> ARM does not manufacture processors or sell the chips directly. -> ARM licenses the processor designs to business partners, including

a majority of the world's leading semiconductor companies.

> Based on the ARM low-cost and power efficient processor designs, these portners (such as NXP (Philips), Texas Instruments, Atmel, OKI etc.) create their processors, microcontrollers, and system on chips solutions. It called as intellectual property (IP) licensing.

-> ARM also licenses systems-level IP and various software IPs.

ARM has developed a strong base of development tools, hardware and software products to enable partners to develop their own products.

#### ARCHITECTURE VERSIONS

-> ARM has continued to develop new processors and system blocks. It includes the popular ARMTTDMI processor and more recently ARM1176TZ (F)-S processor used in high end applications such as smart phones. For example

\* ARMITOMI processor based on ARMV4T architecture

(the T is for Thumb instruction mode support).

\* ARM9E processor based on ARMV5E architecture includes ARM926E-S and ARM946E-S procusors. (the E is for "Enhanced" Digital Signal Processing (DSP) instructions for multimedia applications).

\* ARMIL processor based on ARMV6 architecture includes new features memory system features and Single Instruction-Multiple

Data (SIMD) instructions.

ARMV6 architecture also includes the ARM1136J(F)-S, the ARM1156T2(F)-5 and the ARM1176JZ(F)-3.

The architecture is divided into three profiles -

1) A-Profile (ARMV7-A): It is det designed for high-performance open \* Application processors which are designed to handle complex applications such as high-end embedded operating systems (OSS) e.g., Symbian, Linux and Windows embedded.

\* These processors requires the highest processing power, virtual memory

system support with memory management units (MMUs).

2) R-Profile (ARMUT-R): It is designed for high end embedded systems in which real-time performance is needed.

\* Real-Time, high processors performance processors targeted primarily at the higher end real time market applications like high-end breaking systems and hard drive controllers with high processing power and high reliability.

3) 19-Profile (ARMV7-R): It is designed for deeply embedded micro-

-controller type systems.

\* It targets low-cost applications with processing efficiency important and cost, power consumptions, low interrupt latency and ease of use are critical as well as industrial control applications, including real-time control systems.


THE THUMB - 2 TECHNOLOGY

The Thumb-2 technology extended the Thumb Instruction Set

Architecture (ISA) into a highly efficient and powerful instruction set.

The delivers significant benefits in terms of ease of use, code size, and performance.

→ The Relationship between the Thumb Instruction Set in Thumb-2 Technology and the Traditional Thumb.



It is a superset of the previous 16-bit Thumb instruction-set, with additional 16-bit instructions alongside 32-bit instructions.

In 2003, ARM announced the Thumb-2 instruction set, which is a new instruction super set of Thumb instructions that contains both 16 bit and 32 bit instructions.

It allows more complex operations to be carried out in the Thumb state, thus allowing higher efficiency by reducing the number of states switching between ARM state and Thumb state.

It focuses on small memory system devices such as microcontrollers and reducing the size of the processor.

-> The Cortex-M3 supports only the Thumb-2 (and Traditional Thumb) instruction set; especially uses Thumb-2 instruction set for all operations instead of using ARM instructions for some operations as in traditional ARM processors.

-> With support for both 16 bit and 32 bit instructions in the Thumb-2 instruction set, there is no need to switch the processor between Thumb state (16-bit) instructions) and ARM state

(32-bit instructions).

- The Cortex M3 procusor also supports unaligned data accessess, a feature previously available only in high-end processors.

# Instruction Set development

- Two different instruction sets are supported on the ARM processor: the ARM instructions that are 32 bits and humb instructions that are 16 bits.

- During program execution, the processor can be dynamically switched between the ARM state and the Thumb state to use either

one of the instruction sets.

The Thumb instruction set provides only a seebset of ARM instructions, but it can provide higher code density.

It is useful for products with tight memory requirements.

# APPLICATIONS OF ARM

The Cortex-M3 processor provides a variety of applications-1) the Low-cost microcontrollers- The cortex-M3 processor is well

suited for microcontrollers, which are commonly used in consumer products, from toys to electrical appliances. - Its lower power, high performance, and ease of use advantages enable embedded developers to migrale to 32-bit systems and

dwelop products with the ARM architecture.

2) Automotive - The Cortex-M3 processor has very high-performance efficiency and low latency, allowing it to be used in real time systems. Hence it is ideal application is for Cortex-M3 processor in automotive industry.

- It supports up to 240 external vectored interrupts, with a built-in interrupt controller with nested interrupt supports and an optional MPU which makes easily available as highly integrated and cost-sensitive automotive applications.

3) Data Communications -

- The processor's low power and high efficiency, coupled with instructions in Thumb-2 for bit-field manipulation, make the Cortex-M3 ideal for many communications applications, such as Bluetooth and ZigBee.

4) Industrial Control-

- In Industrial control applications applications, simplicity, fast

response, and reliability are key factors.

- The Cortex-M3 processor's interrupt feature, low interrupt latency, and enhanced foult-handling teatures (make it a strong candidate in this area).

5) Consumer products -

- In many consumer products products, a high performance

micro processor is used.

→ The Cortex-M3 processor, is a small processor, is highly efficient and low in power and supports an MPU enabling complex software to execute while providing robust memory protection.

# ARCHITECTURE OF ARM CORTEX -M3


-> Arm Cortex-M3 is a 32 bit microprocessor. It has a 32-bit datapath, a 32-bit register bank, and 32-bit memory interfaces.

- It has a Harvard architecture which means a separate instruction bus and data bus. It allows instructions and data accesses to take place at the same time.

- As a result, the processor performance increases because data

accesses do not affect the instruction pipeline.

- It allows multiple bus interfaces in Cortex-M3 with optimized usage and ability to be used 67 simultaneously.



The instruction and data buses share the same memory space (a unified memory system).

for complex applications, which requires more memory system features, where the Cortex-M3 processor has an optional if its required Memory Protection Unit (MMPU) and external cache is can be used.

→ It supports both little endian and big endian memory systems.

It includes a no. of fixed internal debugging components. These components provide debugging operation supports and features such as breakpoints and watchpoints.

In addition, optional components provide debugging features, such as instruction trace, and various types of debugging interfaces.

#### VARIOUS UNITS IN THE PRCHITECTURE-- architecture bes includes various The Cortex-M3 processor units like -1) Registers 2) Operation Modes 3) Nested Vectored Interrupt Controller (NVIC). 4) Memory Map 5) Bus Interface Memory Protection Unit. Instruction Set 7) 8) Interrupts and Exceptions 9) Debugging support. RO-R12- are 32 bit The Cortex-M3 procusor Ro has registers Ro through RIS, R15, 1) Registers -R13 (the stack pointer) is banked, with only one copy of the R13 visible at a time, R14 - link register and R15 is Program Functions (and Banked registers) Counter. Name General-Purpose Register General-Purpose Register Register RI General Purpose Low registers General Purpose Régister General Purpose Register R3 General Purpose Régister R4 Register R5 General Purpose General Purpose Register R6 General Purpose Register RT High registers Register R8 General Purpose General Propose Register R9 General Ropose Register RIO RII General Purpose Register. Main Stack Pointer (MSP), Process Stack Pointer (PSA) RIZ RI3(PSP) RI3 (MSP) Link Register (RR) Program Counter (PC) RIS Registers in the Cortex-M3

RO-RIZ General Purpose Registers

These are 32 bit General purpose registers for data operations. Some 16-bit instructions can only access a subset of these registers (now registers, RO-RT) and 32-bit registers instructions can anty access (RO-R12).

R13 - Stack Pointers

The Cortex M3 contains two stack pointers (R13). They are banked so that only one is visible at a time.

1) Main Stack pointer (MSP) .- The default stack pointer, used by the operating system (05) kernel and exception handless.

2) Process Stack pointer (PSP) - Used by user application code.

R14 - Link Register

when a subroutine is called, the return address is stored in the link register.

R R15- The Program Counter

The program counter is the current program address. This register can be written to control the programflow.

Special Registers - Cortex M3 procusor also has a no. of special registers. They are as follows - 1) Program Status registers (PSRs)

2) Interrupt Mask registers Special Registers in Cortex-M3 (PRIMASK, FAULTMASK, and BASEPRI)

3) Control register (CONTROL) XPSR Program Status registers

, Special PRIMASK Interrupt mask Registers. FAULTMASK register

BASEPRI REGISTERS AND THEIR FUNCTIONS Controlorgister

Provide arithmetic & logic processing flags (zeroflags assayflag), execution status and current executing interrupt number.

Disable all interrupts except the nonmaskable interrupt (NMI) and Register xPSR PRIMASK all interrupts except the NMI hard fault

Disable all interrupts of specific priority level or lower priority level FAULTMASK poivileged status and stack pointer selection BASEPRI Define CONTROL

These registers have special functions and can be accessed only by special instruction instructions. 2) Operation modes - The Cortex-M3 processor has two modes and two privelege levels. → The operation modes (thread mode and handler mode) determine whether the processor is running a normal program or ounning an exception handles like an interrupt handles or system exception handler. Privileged When running an exception Handler mode handler When not ounning an exception Thread mode Thread mode handler (e.g. main program) Operation modes and Privilege levels in Costex M3. -> The privilege levels (privileged level and user level) provide a mechanism for safeguard memory accesses to critical regions as well as providing a basic security model. -> Software in the privileged access level can switch the program into the user access level using the control register. - When an exception takes place, the procusor will always switch back to the privileged state and return to the previous state when exiting the exception handler. Allowed Operation mode Transitions. Exception Privileged Start (neset) Exception Exception. Exception Privileged threag Clear thread

- Auser program cannot change back to the privileged state by -It has to go through an exception handler that programs the control writing to the control register. register to switch the processor back into privileged access level when returning

Program of

3) Built-in NESTED VECTORED INTERRUPT CONTROLLER.

-> Cortex-M3 procusor includes an interrupt controller called the Nested Vectored Interrupt Controller (NVIC).

- It provides a no. of features - 1) Nested interrupt support,

2) Vectored interrupt support

3) Dynamic priority changes support

4) Reduction of interrupt latency 5) Interrupt masking.

i) Nested Interrupt Support - The NVIC provides mested interrupt support. All the external interrupts and most of the system exceptions can be programmed to different priority levels.

2) vectored interrupt support- When an interrupt is accepted, the starting address of the interrupt service routine (ISR) is located from a vector table in memory.

3) Dynamic Priority changes support - Priority levels of Interrupts can be changed by software during our time.

4) Reduction of interrupt latency - It includes number of advanced features to lower the interrupt latency like automatic saving and restoring some register contents, reducing delay in switching from one ISR to another and handling of late arrival of interrupts.

5) Interrupt masking - Interrupts and system exceptions can be masked based on their priority level or masked completely using the interrupt masking registers BASEPRI, PRIMASK and

FAULT MASK.

They can be used to ensure that time-critical tasks can be finished on time without being interrupted.

4) Memory Map

->Cortex M3 has a predefined memory map. It allows the built-in peripherals, such as interrupt controller and debug components to be accessed by simple memory access instructions.

- The predefined memory map also allows the processor to be highly optimized for speed and ease of integration in system-on-a-chip

(Soc) designs.

Thomas area 212

instruction Se

ions to be cue a

ves head (inter

Attions of ( for

ght nued labe

Overall, the 4GB memory space can be divided in to ranges as shown in figure.

The Cortex-M3 Memory Map

0x FFFFFFFF 0x 6000 0000	System Level	Private peripherals including build-in interrupt controller (NVIC), MPU control registers, and debug components.  Main used as external peripherals  Mainly used as External memory	
OXDFFFFFF	External device		
0×9666000000	External RAM		
0×5FFFFFFF 0×40000000	Peripherals	Mainly used as Peripherals	
0×3FFF FFFF 0×20000000 0×1FFF FFFF	SRAM	Mainly used as static RAM	
0x00000000 L	CODE AND THE STATE OF THE STATE	Mainly used for program code. Also provides exception vector table after power up.	

Cortex-M3 processor has many bus interfaces which allows to carry instruction fetches and data accesses at the same time. The BUS Interface

1) Code memory buses 2) System bus

3) Private peripheral bus.

- The Code memory region access is carried out on the code memory buses, which physically consist of two buses -I-code and D-code.

These are optimized for instruction fetches for best instruction

execution speed.

- The system bus is used to access memory and peripherals. It provides access to the Static SRAM, peripheral, External RAM, external devices, and part of the system-level memory

-> The private peripheral bus provides access to a part of the system level memory dedicated to private peripherals, such as

debugging components.

6) The MPU (Memory Protection Unit).

-> Cortex-M3 processor has an optional MPU. It allows access rules to be set up for privileged access and user program access.

7) THE INSTRUCTION SET

-> Cortex - M3 processor supports the Thumb-2 instruction set. It allows 32-bit instructions and lb-bit instructions to be used together for high code density and high efficiency.

-> It is flexible and powerful yet easy to use.

-> To get the best of both instruction set, There is a overhead (interms of both execution time and instruction space (as in figure) to switch between the states, and ARM and THUMB codes might need to be

compiled separately in different files. -> It increases the complexity and reducing maximum efficiency of core

Timing critical code ARM state (eg BXLR) (32-bit instructions) Overhead.

Branch with Main program Thumb state in Thumb state change (16 bit (eg BLX) instructions)

Main program in thumb state

> Pime

4) Time

8) Interrupts and Exceptions

- Cortex 143 processor implements a new exception model, enabling very efficient exception handling.

- It has a no-of system exceptions plus a no-of external Interrupt Request (IRQs) (external interrupt inputs).

-> There is no fast interrupt (FIG).

-> It supports nested interrupts (a higher-priority interrupt can override or preempt a lower-priority interrupt handles). behaves just like FIQ.

9) Low power Consumption

suitable for various low-power The Cortex-M3 processor is applications:

-> The Cortex-M3 processor is suitable for low power designs because of the low gate count. → It has power-saving mode support (SLEEPING and SLEEPDEEP).

→ The processor can enter sleep mode using WFI or WFE

-> The duign has separated clocks for essential blocks, so docking circuits for most parts of the processor can be stopped during sleep.

-> The fully static, synchronous, synthesizable design makes the processor easy to be manufactured using any low power or standard semiconductor process technology.

w) Debug supports

The Cortex M3 processor includes de comprehensive debug features (to help software developers design their products) -

-> Supports JTAG or Serial - wire debug interfaces

→ Based on the Coresight debugging solution, processor status or memory contents can be accessed even when the core is running.

-> Built-in support for six break points and four watchpoints.

-> Optional ETM for instruction trace and data trace using DWT.

- New debugging features, including fault status registers, new fault exceptions, and Flash Patch operations, making make debugging much easier.

-> ITM provides an easy-to-use method to output debug

The Contex - M3 processor is suitable for verifour low-power

- It has power- saving mede support (SLEEPING and SLEEPDEED)

information from test code.

-> PC samples and counters inside the DWT provide codeprofiling information.

- The Cortex-KIB processor, is suitable for low power designs

- The design has separated decisa for essential blocks, so

- The fully static, synchron u. synthesizable design make

the processor easy to be manufactured using any low power

The Cortex M3 processor includes the comprehensive debug

features (to help software developers during their products)

- Bused on the Consists debugging solution, processor statem

or memory centent can be accessed even when the core is

became of the low quie count.

stopped during sleep.

#### GENERAL PURPOSE REGISTERS

-> Cortex-M3 processor has registers Ro through R15 and a no-of special

registeus.

depault SP. Iti.

on handlers, and

by the base-level

909 bits 11209

tor example as FIH or LR)

h lash metruction

- Ro through R12 are general purpose, but some of 16 bit Thumb instructions Canonly access Ro through R7 (low registers), where as 32 bit Thumb-2 instructions can access all these registers.

- Special registers have predefined functions and can only be accessed by

Special registers access instructions.

Kegistes in the Cortex-M3

e	Cortex-140.	Laster and a last settle last
_	Name	Functions (and banked registers)  General Purpose Registers
	RO	J General Purpose Register
+	RI	Coneral Purpose Registry
	N 21 R2 - 916	General Purpose Régister 1040
	R3	General Purpose Register 7
	R4	1 General
	R5	1 General Respose Register
	R6	1 Ganoral Ruspose Register
31	R7	The seal primore keysees
	R8 1311 13	General Purpose neglicities
Ì	R9	(ioneral ruspase in 1) tous
	RID	General Purpose Register registers
	RII	1 General Purpose Regis
3	F12	General Purpose Register
I	RI3 (MSP)	DIZ (PEP) Main Stack Police (MSP)
I	RI4	Link Register (LR) Proces Stack Pointer (131)
	RI5	Danson (DUNIO(PC)
1	×PSR	
F	PRIMASK	Program status Registers (1314) Special Special registers.
F	FAULT MASK	Interrupt mask registers registers
F	BASE PRI	delication of Lucidania and the second
	CONTROL	Control registes
-		

General Purpose Registers RO through R7.

-> They are all 32 bits; the reset value is unpredictable.

These are also called as low registers. They can be accessed by all 16 bit Thumb instructions and all 32-bit Thumb-2 instructions.

General Purpose Registers R8 through R12

These are also called as High registers. They are accessible by all thumbs? instructions but not by all 16-bit instructions.

- These registers are all 32 bits; the reset value is unpredictable.

Stack Pointer R13

→ R13 is the stack pointer. There are two SPs in Cortex M3 Processor.

→ Its duality allows two separate stack memories to be set up.

→ The use of Special instructions allows the selection of current SP. and other one is in accessible through move to special register from general purpose register (MSR) and move special register to general-purpose register (MRS).

1) Main Stack Pointer or SP-main - It is the default SP. It is used by the operating system (os) Kernel, exception handlers, and

all application codes that require privileged access.

2) Process Stack Pointer or SP-process-It is used by the base-level application code (when not running an exception handless).

-> The instructions for accessing stack memory are PUSH and POP.

example -

PUSH [RO]; R13 = R13 - 4, then memory [R13] = RO POP [RO]; RO = Memory [RI3], then RI3 = RI3 + 4

-> The Cortex-M3 uses a full-descending stack arrangement.

Link Register R14

-> RH is the link negister (LR). It is used to store the neturn program Counter (PC) when a subroutine or function is called for example main: Main program (In assembly language, it can be used as R14 or LR)

BL function 1; Call function 1 using Branch with link instruction; PC = function 1 and

I LR = the next instruction in main

function 1; Program code for function 1

Krogram Counter R15 It is the Program Country (PC) and in assembles code as R15 or PC. > The value in PC is different than the location of executing instruction, normally by 4. ex- 0×1000: MOV RO, PC; RO = 0×1004 (18)

#### SPECIAL REGISTERS

The special registers in the Cortex-M3 procusor includes the

1) Program Status Registers (PSRs)

2) Interrupt Mask Registers (PRIMASK, FAULT MASK, and BASEPRI).

3) Control Register.

-> Special registers can only be accessed via MSR and MRS instructions; they do not have memory addresses:

MRS (reg), (special-reg); Read special register MSR (special-reg), (reg); write to special register.

Program Status Register

The PSRs are subdivided into three status registers:

- AU3 can be accessed together or separately using the special register access instructions MSR and MRS.

→ When they are accessed as a collective term, the name xPSR is used.

Combined Program Status Register (XPSR) in the Cortex-M3. 31 30 29 28 27 26:25 24 23:20 19:16 15:10 9 8 ICY/IT V Q ICI/IT T XPSR Exception number

Bit fields in Cootex-M3 Program Status negisters. Description Bit Description Sticky saturation flag ICI/IT Interrupt-Continuable Instruction (ICI) Negative bits/IF-THEN instruction status bit. Zeto Thumb state, always 1; trying to clear this bit will cause exception (fault) Carry/Borrow Overflow exception Indicates which exception the processor is

A whereas APSR You can read using the instruction. can also be changed using the MSR instruction, but EPSR and IPSR TO, APSR; Read flag state into RO are readonly. For example -MRS TO, IPSR; Read Exception/Interrupt state MRS

70, EPSR; Read Execution state MRS APSR, TO; Write flag state. MSR

In ARM assembler, when accessing XPSR (all 3 PSRs as one), the symbol ro, PSR; Read the combined Programstatus word PSR is wed: MRS PSR, 70; write the combined Program state word.

2 Interrupt Mask registers consists of PRIMASK, FAULTMASK, and BASEPRI registers which are used to disable exceptions.

→ The PRIMASK and BASEPRI registers are useful to temporarily disabling interrupts in timing - critical tasks.

The FAULT MASK gives the OS kernel time to deal with fault conditions and one used to temporarily disable fault handling when a task crashed. when a task crashed.

→ In assembly language, the MSR and MRS instructions are used. For example:

TO, BASEPRI; Read BASEPRI register into RO MRS

ro, PRIMASK; Read PRIMASK register into Ro MRS

TO, FAULTMASK; Read FAULTMASK register into RO MRS

BASEPRI, YO; Write RO into BASEPRI register MSR

Write RO into PRIMASK register PRIMASK, 70; BOOK SMSR

FAULTMASK, ro; write Ro into FAULTMASK register MSR

These registers cannot be set in the user access level.

Cortex-M3 Interrupt Mask Registers

A 1 1 bit register, when it is set, it allows NMI and hard fault exception; all other interrupts and exceptions PRIMASK are masked The default value is 0, which means that no masking

A1 bit register, when it is set, it allows only the NMI, and all interrupts and fault handling exceptions are FAULTMASK 565K and 1886 disabled. The default value is 0, which means that no marking

majs spressing for A register of upto 8 bits where it defines masking priority level. when it is set, it disables all interrupts BASEPRI of the same or lower level (larger priority value). sae), the sumbol Higher priority interrupts can still be allowed. The default value is as set to 0, the masking function is disabled.

# The Control Register

- It is a 2 bit register and is used to define the privilege level and the SP selection.

CONTROL [1] bit- is always 0 in handles made and however in thread or base level, it can be either 0 or 1.

It is writable only when the cone is in thread mode and privileged

- In the wer state or handler mode, writing to this bit not allowed.

→ Another way to change it is through to changing bit 2 of the LR when in exception return.

enters the user state, the only way to switch back to privileged is to trigger an interrupt and change this in the exception handler.

To access the control negister, in assembly - the MRS TO, CONTROL; Read CONTROL register into Ro.

MSR CONTROL, rO; Write RO into CONTROL register.

Cortex-M3 CONTROL REGISTER.

Bit

tiples to accers

CONTROL[1]

no principal and policies ou

aisteau (like MSR, except

CONTROL [0]

Function

Stack status:

1 = Alternate stack is used (PSP)

0 = Default stack (MSP) is used

If In thread or base level, the alternate stack is PSP. No alternate stack in handler mode.

Processor is in handler mode, when the

bit is 0. 0 = Privileged in thread mode.

1 = Wer state in thread mode.

It in handler mode (not thread mode), the processor operates in privileged mode.

## OPERATION MODE

The Cortex-M3 processor supports two modes and two privilege levels.

Operation Modes and Privilege Levels in Cortex-M3.

thread made and	Privileged	Useg
When running an exception handler	Handler mode (CONTROL [1] 0)	(not allowed)
When not ownning an exception handler (e.g. main program)	Thread mode  (CONTROL [O] 0)	Thread mode (CONTROL[0] 1)

CONTROL[1] can be either 0 or 1.

-> When the processor is running in thread mode, it can be in either the privileged or user level, but handlers can only be in the privileged level.

- when the processor exits reset, it is in thread mode, with

privileged access rights.

In the user level (thread mode), access to the system control space (3CS) - a part of the memory region for configuration registers and debugging components - is blocked blocked.

Instructions that access special registery (like MSR, except

when accessing APSR) cannot be used access

→ When a programming is running, at user level tries to access SCS or special registers, a fault exception will occur.

If in handler mode (not thread mode),

-> Software in a privileged access level can switch the program into the wer access level using the control register.


when an exception takes place, the processor will always switch to a privileged state and return to the previous state when exiting the exception handler.

- A user program Cannot change back to the privileged state directly

by writing to the control register.

It has go to go through an a exception handler that programs the control register to switch the processor back into privileged access level when returning to thread mode.

Switching of Operation Mode by Programming the Control Registers or by Exceptions.



The support of both levels provides a more secure level & robust architecture. Ex- when a user program goes wrong due to NVIC, it will not be able to corrupt control registers. MPU avoids the user from accessing memory regions used by privileged processes and blocks user


In Simple applications, there is no need to separate the privileged and wer access levels. There is no be need to use user access level Enoneed

to program the Control register.

The user application stack is can be separated from the Kernel Stack memory to avoid crashing a system due to stack operation errors in user program.

Acc. to diagram, User program running in thread mode uses PSP, & the exception handless use the MSP. The switching of SPs is automatic

upon entering or leaving the exception handlers.



when an exception takes place.

-> When control register bit 0 is 1 (thread running wer application), both processor mode and access level change the when an exception

takes place.

is programmable only in the privileged level. For a userlevel program to switch to privileged state, it has to raise an Ex- Supervisor call [SVC], and write to CONTROL[0] within the handler.

# DEBUGGING SUPPORT -

-> Cortex-M3 processor includes a no. of debugging features such as program execution controls including halting and stepping, instruction break points, data watchpoints, registers and memory accesses, profiling and traces.

> Debugging hardware in Cortex M3 processor is based on Core sight

architecture.

- It does not have a JTAG interface like Traditional ARM processor instead DAP (Debug Access Port) is a debug interface module is decoupled from the core and a bus interface at core level.

- External debuggers can access control registers to debug hardware as well as System memory. When the processor is running.

- Debug Port, device controls the DAP bus interface and it is available as SW-DP (Social wire - JTAG). It supports traditional JTAG protocol as Serial wire protocol.

→ JTAG DP module from ARM cone sight product family can also be

- Chip manufacturers can use / choose attach one of these Debug port module to provide the debug interface.

- It also includes -ETM (Embedded Trace Macrocell) allows instruction trace and traced information is output through &TPIU (Trace Port Interface Unit) and the debug host (PC) can collect the executed instruction information via external trace capturing

hardware.

Events - In Cortex-M3 processor, a no. of events can be used to trigger beby debug actions.

-> tebug events can be breakpoints, watch points, fault conditions.

or external debugging request ilp signals.

-> When a debug event takes place, the Cortex M3 processor can either halt mode (or) execute the debug monitor exception handlen.

-Data watch point function is provided by a Data Watch Point and Trace (DWT) in Cortex M3 processon

- It can be used to stop the processor (or trigger the debug exception routine) or to generate data trace information.

- to when data trace is used, traced data can be output via the TPIU. Multiple trace devices can share one single trace port (TPIU).
- -) It allows also provides a Flash Patch and Break point (FPB) unit which can perform a simple break point function (or) remap an instruction access from Flash to a different location in SRAM. Hard remain miles and the second second
  - TTM (Instrumentation Trace Macrocell) provides a new way for developers to output data to a debugger by writing data to register memory.

- Debugger can collect the data via trace interface interface and display or process them.

It is easy to use and faster than JTAG output.

- -> The Debugging components can be controlled by DAP interface bus (or) Program running on the Processor core.
- -> All Prace information is accessible from the TPIU.

Eventi- - In Cortex-M3 processor, a no. of eventi can be used

- Jebus a events can be break points, weath points, foult conditions

> When a debug event take place, the Costex M3 procussor

là trigger betos debug detions. I a

or external debugging respect is signals.

### EXCEPTIONS AND INTERRUPTS

- → The Cortex-M3 supports a no. of exceptions, including a fixed no. of System exceptions and a no. of Interrupts Commonly called
- -> The no. of interrupt inputs on a Cortex-M3 microcontrolles depends on the individual design.

- The typical no. of interrupt inputs is 16 or 32 bit.

It is generated by peripherals, except System Tick Timer also connected to interrupt input signals.

There is also a NMI (non maskable interrupt) input signal which depends on the design of the micro controller on system-on-chip (500).

- NMI could be connected to a Watch dog timer or a voltage-monitor--ing block that warns the processor when voltage drops below a certain level.

NMI can be activated at any time, even right after the core exit

-> A no. of the system exceptions are fault-handling exceptions that can be triggered by various error conditions.

-> NVIC also provides a no. of fault status registers so that error handlers can determine the cause of the exceptions.

### VECTOR TABLES

-) When an exception event takes place on the Cortex-143 and is accepted by the Processor core, the corresponding exception handler is executed.

> Exception handler address is identified by Vector Table mechanism.

The Vector table is an array of word data inside the system memory, each representing the starting address of one exception type.

-> The Vector table is relocatable and the relocation is controlled by

a relocation register in the NVIC.

- After reset, Relocation control register is reset to 0. Vector table is located in address 0x00 after reset (exception type 1), the address of reset vector is I times of 4 (each word is 4 bytes), and NMI (type 2) is located at 0x04. 0x000004 and NMI(type2) is located in 2×4= 0×00 000 8.

- The address 0x00000000 is used to store the starting value for the MSP.
- The LSB of each exception vector indicates whether the exception is to be executed in the Thumb state.
- Fortex-M3 supports only Thumb instructions, the LSB of all the exceptions vectors should be set to 1.

	Exception Types in Cortex M3					
	Exception	Exception Type	Priority	Function.	of the expected for the	
	1 2 3	Reset NMI Hard fault	-3(Highest) -2 -1	All classes of fault handler of it is currently exception making	cannot be activated because disabled orman ted by	
	4 5 6 7-10 11 12 13 14	Mem Manage Bus fault Chage fault  SVC Debugmonitor PendSV SYSTICK	Settable Settable Settable Settable Settable Settable Settable	Memory manage Error response rec Usage fault; Reserved Supervisor call Debug monitor Reserved Pendable request System tick time	ment from the bus system reived from the bus system  I via SVC instruction  for system service	
The same of the same of	16-255	IRB able Definition	Settable after Rese	1RQ input #0-2	284	
	Exception To 18 - 255 17 16 15 14 13 12 11 7-10 6 5 4	pe side sala na side sala na side sala na side sala	Address Q 0×48 - 0× 0×44 0×40 0×30 0×36 0×36 0×30 0×20 0×10 - 0×2 0×18 0×14 0×10 0×00 0×00 0×00	gset 3FF	Exception Vector  IRQ #2-239  IRQ #1  IRQ #0  SYSTICK  Pend SV  Reserved  Debug monitor  SVC  Reserved  Usage fault  Bus fault  Mem Manage fault  Hard fault  NMI	
A STATE OF THE PARTY OF THE PAR	2 0	gpe2) is locali	0×04 0×0C	A DOGODKO A	Reset Starting value of the MSP.	
1				(0.0)		

STACK MEMORY OPERATIONS:-

-> In Cortex-M3 processor, besides normal software-controlled stack PUSH and POP, the stack PUSH and POP operations are also carried out automatically when entering or exiting an exception/interrupt handler.

Basic operations of the Stack.

- In general, stack operations are memory write or read operations with the address specified by SP.

- Data in registers is saved into stack memory by a PUSH operation and can be restored to registers later by a Popoperation.

-> The SP is adjusted automatically in PUSH and POP so that multiple data PUSH will not cause old stacked data to be erased.

The function of the stack is to store register contents in memory so that they can be nectored later, after a processing task is completed.

Stack Operation Basice: One Register in Each Stack Operation

; Ro = X, R1 = Y, R2 = Z

Subroutine

BL function1

Stack FOP and RETURN

function1 PUSH of Roy; store Ro to stack & adjust SP PUSH of RIG; store RI to stack & adjust SP PUSH of R24; store R2 to stack badjust SP ...; Executing task (Ro, RI, and R2 ; could be changed) of R24; restore R2 and SPre-adjusted POP

{RI}; restore R1 and SP re-adjusted {RO}; restore R0 and SP re-adjusted POP POP

LR; Return BX

; Back to main program

Executing task (Ro, RI and

; RO= X, RI=Y, R2=Z

-> For each store (PUSH), there must be a corresponding read (POP) and the ....; next instructions address of the Popoperation should match that of the PUSH operation.

-> When PUSH/POP instructions are used, the SP is incremented/ decremented automatically.

```
-> When program control returns to the main program, the RO-R2
 contents are the same as before.

Notice the order of PUSH and POP: The POP order must be the
    neverse of PUSH.
    Stack Operation Basics: Multiple Register Stack operation.
    Main program
                                         subroutine
         ; RO =X, RI=Y, R2=Z
             BL function1
                                      > function1
                                    PUSH {RO-R2}; store RO, RI, R2 to stack
                                     ...; Executing task (RO, RI and RZ
                                        ; could be changed)
   PUSH and POP so that mu
                                    POP (RO-R26; restore RO, RI, R2
                                     BX LR 3 Return
    ; Back to main program
    ; Ro=X, R1=Y, R2=Z
     ···; next instructions
    - These operations can be simplified, thanks to with PUSH and
    POP instructions allowing multiple load and store.
    - In this case, the ordering of a register POP is automatically
     reversed by the Processor.
    Stack Operation Basics: Combining Stack POP and RETURN
    Main program
                             Subsoutine
    ; Ro = X, R1 = Y, R2 = Z
                              function 1
        BL function1
                                         [RO-R2, LR]; Save registers
                                  PUSH
                                            ; including link register
                                          ; Executing task (RO, RI and R2
recibre so and space as included
                                          ; could be changed)
                                        {RO-R2, PC}; Restore registers and
                                 POP
      ; Back to main program
    ; Ro = X, RI = Y, R2=Z
      ...; next instructions
```

→ It combines RETURN with a Popoperation. It is done by pushing the LR to the stack and popping it back PC at the end of the subroutine.

The Two-stack model in the Cortex-M3 The Cortex M3 has two SPs: the MSPs and the PSP. The SP register to be used is controlled by the control control register bit 1. (CONTROL [1]). CONTROL[1]=0: Both Thread level and Handler Use Main Stack. Interrupt service routine. Interrupt exit event Main program Unstacking i Stacking

Handler mode Thread mode (we MSP) (use MSP)

Thread mode Time (we MSP)

-> When control CONTROL [@1] is 0, the MSP is used for both thread mode and handler mode.

- Here, the main program and the exception handlers share the same stack memory region. It is the default setting after power-up.

CONTROL [1]=1: Thread level Uses Process Stack and Handler Uses

Main Stack. (Note - the automatic stacking and unstacking mechanism will use PSP, where as stack operations inside the handles will use MSP).

Interrupt | Interrupt service routine (ISR) Interrupt event Main Unstacking program Stacking Thread mode! Handler mode Thread mode Time

(use MSP)

-> When the CONTROL[1] is 1, the PSP is used in thread mode.

-> Here the main program and the exception handler can have separate stack memory regions.

-> It can prevent a stack error in a user application from damaging the stack used by the OS.


-> It is assumed that the user application runs only in thread mode and the Os kernel executes in handler mode.

### Cortex-193 Stack implementation.

-> The Cortex-M3 was full-descending stack operation model -> The SP points to the last data pushed to the stack memory, and the SP decrements before a new PUSH operation

Cortex-M3 Stack PUSH implementation - shows example execution


of the instruction - PUSH {ROZ.



For POP operations, the data is read from the memory location pointer by SP, and then, them SP is incremented.

The contents in the memory location are unchanged but will be overwritten when the next PUSH operation takes place.

Cortex - M3 Stack POP implementation - example - POP {RO}



-s each PUSH/POP operation transfers 4 bytes of data (each register contains I word, or 4 bytes), the SP decrements / increments by 4 at a time or a multiple of 4 if more than 1 register is pushed or popped.


→ In the Cortex-M3, R13 is defined as the SP. When an interrupt takes place, a no. of registers will be pushed automatically, & R13 will used as the SP for this stacking process.

-> Similarly, the pushed negs will be restored popped automatically when exiting an interrupt handler, & the SP will also be at adjusted.

RESET SEQUENCE
Fetch initial Fetch reset Instruction
SP value vector fetch
Reset 0x00000000000000000000000000000000000
There is a second of a second state and a second st
Time
After the processor exits reset, it will read two words
Address 0x00000000: starting value of R13 (the SP)
Address 0x00000004: Keset vector (the statement)
Thumb state).  Traditional ARM processor behavior. The violes from address program code starting from address
ARM processors executed for proevious ARM devices.  0x0. as in vector table in proevious ARM devices.  The Cortex-193, the initial value for the MSP is put at the property map a tollowed by the vector table,
Jn the Cortex-193, the Initial value for beginning of the memory map, followed by the vector table, which contains vector address values.  The vector table can be relocated to another location later, and we are vector.
beginning of the memory map, putters
which contains vector address values to another location later,
-) The vector table can be reconstruction.
- In addition, the contents of the vector table are address values
not branch instructions. I table Correption type I) is the
The first vector which is the second piece of data fetched by the
processor after reset.  The stack operation in the Cortex M3 is a full descending stack.  The stack operation in the Cortex M3 is a full descending stack.  (SP decrement before store), the initial SP value should be set to the first memory after the top of the stack region.  Set to the first memory after the top of the stack region.
-> The stack operation in the initial SP value should be
(SP decrement before start the top of the stack region.
set to the first memory range from 0x20007coc
-> For example, it you have a stack initial stack value should be set
→ For example, if you have a stack memory range from 0x20007cood to the 0x20007FFF (IKB), the initial stack value should be set
to 0×20008000.

(33)

- → The vector table starts after the initial SP value. The first vector is the neset vector.
- The Cortex-M3 vector addresses in the vector table should have their LSB set to 1 to indicate that they are Thumb code.



Initial Stack pointer Value and Initial Program Counter Value Example

→ For that reason, the previous example has 0×101 in the reset vector, where as the boot code starts at address 0×100.

-) After reset vector is fetched, the Cortex-M3 can then start to execute the program from the reset vector address and begin normal operations.

→ It is necessary to have the SP initialized, because some of the exceptions (such as NMI) can happen right after reset, and the stack memory could be required for the handler of those exceptions.

# VI SEM ECE - AND EMBEDDED SYSTEMS (15EC62)

MODULE-2 ARM CORTEX M3 INSTRUCTION SETS ASSE. Prof. BGSIT.

ARM BASICS

Assembler language: Basic Syntax

label

opcode operand1, operand2, ...; Comments

→ The label is optional. Some of the instructions might have a label in front of instruction so that the address of the instructions can be determined using the label.

The opcode (the instruction) followed by a number of operands, where the first operand is the destination of the operation.

The no. of operands in an instruction depends on the type of instruction, and the syntax format of the operand can also be different.

For example -

1) immediate data are usually in the form #number,

MOV RO, #0x12; Set RO = 0x12 (hexadecimal)

MOV RI, # 'A'; Set RI = ASCII character A

The text after each semicolon (;) is a comment. Comments make programs easier for humans to understand and do not affect the program operation.

2) Define constants using EQU. (or) EQU-defines constants.

NVIC\_IRQ\_SETENO EQU OX E000 E100

NVIC\_IRQO\_ENABLE EQU OXI

instruction

LDR RO, = NVIC\_IRQ\_SETENO; ; LDR here is pseudo code

; that convert to a PC

; relative load by assembler.

MOV R1, #NVIC\_IRQO\_ ENABLE

; Move immediate data

; to register

STR R1, [RO] ; Enable IRQ O by writing

; R1 to address in RO

STR K1, [KU]

- 3) A no of data definition directives are available for insertion of constants inside assembly code.

  For example,
- (i) DCI (Define Constant Instruction) can be used to code an instruction if your assembler cannot generale the exact instruction that you want and if you know the binary code for the instruction.

ex-DCI OxBEOD; Breakpoint (BKPTO), a 16-bit instruction

(ii) DCB (Define Constant Bytes) for byte size constant values, such as characters.

ex-

HELLO\_TXT

DCB "Hello\n", 0; null terminated string

(iii) DCD (Define Constant Data) for word size constant values to define binary data in your code.

ex - MY\_NUMBER

DCD 0x12345678

example code -

BL Print Text

LDR R3, = MY\_NUMBER; Get the memory address value of MY\_NUMB-LDR R4, [R3]; Get the value code 0x12345678 in R4

LDR RO, = HELLO\_TXT; Get the starting memory address of

; HELLO\_TXT

; Call a function called Print Text

; display string

Instruction List - The instructions supported by the Cortex-M3 processor can be categorized as-LANCONSTITE

D Memory access instructions

2) General data procusing instructions

3) Multiply and divide instructions

4) Saturating instructions

5) Bit field instructions

6) Branch and control instructions.

7) Miscellaneous instructions.

1) Memory Access Instructions

Mnemonic ADR CLREX LDM (mode) LDR (type) LDR (type) LDR (type) T LDR (type) LDRD

LDREX (type)

POP PUSH

STM (mode)

STR (type)

STR (type)

STR (type) T

STREX (type)

Description load PC-relative address

Clear exclusive

Load multiple registers

Load register using immediate effect

Load register using register offset

Load register with unprivileged access

Load register wing PC-relative address.

Load register using PC-relative address (two words)

load register exclusive

Pop registers from stack

Rush registers onto stack.

Store multiple registers.

Store register using immediate offset

Stone register using register offset

Store register with unprivileged access

Store register exclusive.

General Data Procusing	Instructions - The mois arte all
Mnemonic	Description
ADC	Add with carry
ADD	Add the said when the said to
ADDW	naa
AND	Logical AND
ASR	Arithmetic shift right
BIC	Bit clear Clogical AND one value with the
	complement of another value).
CLZ	Count leading zeros.
CMN	Compare negative Compare one data with
	two's complement of another data).
CMP	Compare
EOR	Exclusive OR
LSL	Logical Shift Left
LSR MANAGEMENT AND THE	Logical Shift Right
Mov	Move
MOVT	Move top
MOVW	Move 16-bit constant
MAN THE BOTH BY	Move NOT (copy logical inverted value)
ORN CAME AND AND	Logical OR NOT
ORR	Logical OR
RBIT	Reverse bits
REV	Reverse byte order in a word
REVIG	Reverse byte in each halfword
REVSH	Reverse by a order in bottom halfword and sign extend
RoR	Potate right
RRX - STANSON MINE	Rotate right with extend
RSB	Reverse subtract
SEC	Subtract with Carry
SUB	Subtract (use as Ex-OR, Z flag is updated
TEQ	Subtract Test equivalence (use as Ex-OR, Z flag is updated but result is not stored).
	Test
Cu	Test use as logical AND; Z flag as updated but AND result is not stored).

(04)

Multiply and Div	ide Instructions		Ergnen and G
Mnemonic	Descript	ion	1: to mult
	Multiple	with accumulate, 32	it coult
MLS	Multiply	and Subtract, 52	516 100000
MOL	Multiply;	32-616 10000	, A.
SDIV	Signaga	divide	ulate
SMLAL	(32×32	multiply with accum 2 +64), 64 bit resu	OUC.
SMULL	Signed i	multiply (32×32), 6	34 bit nesult
UDIV	Uncimpe	d divide	
UMLAL	Unsigned	multiply with accu 2+64), 64 bit result	mulate
UMULL	Unsigned	multiply (32×32)	), 64 bit result
Saturating Inst	ructions		2 2 - 2 - 2
Mnemonic	ructions Descripti	on	
SSAT	Signed	saturate	
USAT	Unsigned	saturate.	
Bitfield Instr	uctions	and you water.	-1.19
Mnemonic	Description	in	3:70
BFC	Bit Field	Clear	N.S.
BFI	Bit Field	Insert	
SBFX	Signed bi	it field extract	# 1 h
SXTB	Cian orte	and a byce	4. 9
SXTH	Cian ext	end a half wor	in the second
UBFX	Unsigned	bit fled excel	43 ×0. 16.4 3
UXTB	Unsigned	extend a byte	Constraints
UXTH	Unsigned.	extend a halfwore	di d
27 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	cofficient in Assistant	in protestal dansil	
Transfer of Total State of the	A STATE OF S	The second secon	

Territ

or the first and the way

englic desiration of the south some continue continue

in a with the time of its and the pilling

Branch and Cor	ntrol Instructions	NII tar oblidam
Mnemonic	Description	
B BL	Branch with link	Au ses
BLX	Branch indirect with lin	K Call
BX	Branch indirect Compare and branch if no	n-zero
CBNZ	Compare and boards il 700	n 127
CBZ	Compare and branch if zer	mi Phayre
IT	Ib-Then Table branch byte	
TBB TBH	Table branch halfword	remain got a
All the second s	Instructions	122
Mnemonic	Description	mily (made of
BKPT	Break point	
CPSID	Change processor state, disal	ble interrupts
CPSIE	Change processor state, enab	le incerrapcs
DMB	Data memory barrier barries	7
DSB	Data synchronization barries	and dates of
ISB	Instruction Synchronization b	
MRS	Move from special register to	ial register
MSR	Move from special register to spe	Marie Verisia
NoP	(40 Operations	Chroneup*
SEV		273
SVC	Super visor call	373
WFE	Wait For Event	
WFI	Wait For Interrupt.	In ditional ARM
Unsupported	Instructions (Thumb instructions	Processors).
CIna format with Cortex M3 does attempt to switch	immediate data, BLX always change not support the ARM state, instruction to the ARM state will result in a faw humb instruction, introduced in archite guration during runtime. Since Cortexuing the SETEND instruction will result	ange state.  so to ARM state.  and like this one that  ltexception ealled  cture V6; switches

	A		5
	Unsupported Coprocessor	Instructions	-11/2
	Instruction	Description	
	MCR	Move to coprocessor from ARM processor	
	MCR2	Move to coprocessor from ARM processor	
	MCRR	Move to coprocessor from two AKM register.	
	MRC	Move to ARM register from coprocessor.	
	MRC2	Move to ARM register from coprocessor.	
1	MRRC	Move to two ARM register from coprocusor	
	PLOC - Zestal de maria	Load coprocusor; load memory data from	
	. 8'A regains	a sequence of consecutive memory addresses	
	STC	toa coprocusor. stame data topma coprocus	sor
	Stirkenson all of ward	Store coprocessor: stores data from a coprocess to a sequence of consecutive memory addresses	
	u II Al B.		
		us State Instructions	
	Instruction	Description the Contax M3	
	CPS < IE   ID>. WA	There is no A bit in the Cortex-M3	
	CPS. W #mode	There is no mode bit in the Cortex-M3 PSR.	
	West Comment Comment	Alexander of the second was a second with the	
	Unsupported Hint Instru	escription  Wint instruction to debug and trace system	
	Instruction	Hint instruction to debug and trace system	1.
	DBG WEST STATES	Hint Instruction to cache	
	PL'D' Las La jista	eload data: It is a hint instruction for cache mory, however, since there is no cache in the	
•	me	mory, nowever, small behaves as NOP.	
	Con	stex-M3 processor, it behaves as NOP. aload instruction; It is a hint instruction for aload instruction; It is a hint instruction for	lē
	The state of the s	I DILLE WILL BOILD BUT SITUE	
	Cac	the Cortex-M3 processor, it behaves as NOP.	
	in.	the Cortex-Mo processor, it between the cortex-Mo processor, it between the context threading hint instruction to allow multithreading hint is allowed by the hint instruction to allow multithreading hint is allowed by the hint instruction to allow multithreading hint is allowed by the hint in the hi	
	YIELD A	hint institute to hardware that it is	
	doin	g a task that can be swapped out to	
žH.	ode, was a classes a.	a grampel system performance.	
	impa	rove overall system performance.	
		William Inch.	

4% Instruction Descriptions

1 Moving Data - The basic functions in a processor is transfer of data. In Cortex-193, The types of data transfers are

(1) Moving data between register and register

(ii) Moving data between memory and register

(iii) Moving data between Special register and register (iv) Moving an immediate data value into a register.

-> MOV - is the command to move data between registers. Examplemoving data from register & R3 to register R8. MOV R8, R3.

......

-> MVN- is the instruction which can generate the negative value of the original data.

-> Basic instructions for accessing memory are Load and Store.

\* Load (LDR) transfers data from memory to registers, and

\* Store (STR) transfers data from registers to memory.

The transfers can be in different data sizes (byte, half word, word and double word).

\* Multiple Load and Store operations can be combined into single instructions - LDM (Load Multiple) and STM (Store Multiple).

- The exclamation mark (!) in the instruction specifies whether the register Rd should be updated after the instruction is completed.

- ARM procusors also support memory accesses with pre indexing and post indexing.

In post indexing, it R8 equals 0x8000: → for example -

\*STMIA.W R8!, [RO-R3]; R8 changed to 0x8010 after store (increment by 4 words).

\* without exclamation mark (!) STMIA.W R8, [RO-R3]; R8 unchanged after store. LDR.W RO, [R1, #offset]!; Read memory [R1+offset], with R1; update to R1+offset.

The use of the "!" indicates the update of base register R1. It is optional; without it, the instruction would be just a normal memory transfer with affect from a base address.

-> Post indexing memory access instructions carry out the memory transfer using the base address specified by the register and then update the

address negister afterward.

For example, RO, [R1], #offset; Read memory [R1], with R1 LDR. W ; updated to R1+ offset

Here, all post indexing instructions update the base address negister without "I" but in pre-indexing instructions, (programmer might choose) whether to apolale the base address register or not.

Memory Access Instructions

Rd, [Rn, #offset]

Rd, [Rn, #offset]

Rd1, Rd2, [Rn, #offset]

STRH

STR

STRD

Description Example

Read byte from memory location Rotoffset Rd, [Rn, # offset] Read half word memory location Rn+offset LDRB Read word from memory location Rotofset Rd, [Rn, #Offset] LDRH Read double word from memory location Rnt feet Rd, [Rn, #offset] LDR

Rd1, Rd2, [Rn, #offset] Store byte to memory location Rn+offset LDRD Rd, [Rn, # offset] STRB

Store half word to memory location Rn+ effect

Store word to memory location Rn toffset

Store double word to memory location Rn+ Offset

Multiple Memory Access Instructions Description Example

Read multiple words from memory location LDMIA Rd!, (neg list) specified by Rd; address increment after (IA)

each transfer (16-bit Thumb instruction).

Store multiple words to memory location STMIA Rd! (reg list) Specified by Rd; address increment after (IA) each transfer (16-bit Thumb instruction).

LDMIA.W Rd(!), (reg list) Read multiple words from memory location speci--fied by Rd; address increment after each read.

(W specified it is a 32-bit Thumb2 instruction).

LDMDB.W Rd(1), (reg list> Read multiple words from memory location specified by Rd; address Decrement Before (DB) each read (W specified it is a 32-bit Thumb2 instruction).

STMIA.W Rd(!), (reglist) write multiple words to memory location specified by Rd; address increment after each read. (.W specified it is a 32-bit Thumb-2 Instruction)

STMDB.W Rd(1.), (reg list) write multiple words to memory location specified by Rd; address DB each read (W specified it is a 32-bit Thumb-2 Instruction).

Pre indexing Memory Access Instructions. Description

Example Rd, [Rn, #offset]! LDR.W

Rd, [Rn, #offset]! LDR B.W

Rd, [Rn, # offset] l. LDRH.W

Rd1, Rd2, [Rn, # Offset]! LDRD. W

Rd, [Rn, #offset]! LDRSB. W Rd, [Rn, #offset]! LDRSH.W

indexing load instructions for various sizes (word, byte, half word and double word

Preindexing load instructions for various sizes with sign extend (byte, half word).

```
Preindexing store instructions for
STR.W Rd, [Rn, #offset]!
                                , various sizes (word, byte, half word
STRB.W Rd, [Rn, #offset]!
                                 and double word)
STRA.W Rd, [Rn, #offset]!
STRD. W Rd1, Rd2, [Rn, #offset]!
Post indexing Memory Access Instructions - Examples
                                   Post indexing load instructions for
         Rd, [Rn], #offset
 LDR. W
                                   various sizes (word, byte, half wood,
LDRB.W Rd, [Rn], #offset
                                  and double word)
LDRH. W Rd, [Rn], #offeet
LDRD. W Rd1, Rd2, [Rn], #offset
                               ? Postindexing wad instructions for various sizes with sign extend (byte, halfword).
LDRSB.W Rd, [Rn], #offset
LDRSH.W Rd, [Rn], #Offset
                                Pastindexing store instructions for various
STR.W Rd, [Rn], Hoffset
                                 sizes (word, byte, half word, and
STRB.W Rd, [Pri], #Offset
                                 double word).
STRH.W Rd, [Rn], #Offset
          RdJ Rd2, [Rn], #offet)
> Two other types of memory operations are stack PUSH and stack POP.
  STAY PUSH and POP.
                             - example
          [RO-R3, LR]; Save register contents at beginning of
                        ; Sabroutine
                        ; Procusing
                      ; Pop R2 and R3 from stack.
 POP [R2, R3]
- Both PUSH instruction and POP instruction corresponds to
 same register list but it is mandatory. For example,
  a common exception is when PoPis used as a function return:
   PUSH [RO-R3, LR]; Save register contents at beginning of
                       ; Submutine
                       & Processing
   POP [RO-R3, PC]; Restore registers and return.
```

Instead of popping the LR register back and then branching to the address in LR, where as the POP instructions provides the address value directly in the program counter.

Immediate Data Transfer

→ Mov- Moving immediate data into a register. example- Mov RO, #0x789A + Forsmall values (& bits or less), - Movs instruction is used.

ex - Movs Ro, #0x12; Set Ro to 0x12.

+ For a larger value (over 8 bits), Thumb-2 move instruction is used.

ex- MOVIN MOVIN RO, #0x789A; Set RO to 0x789A.

\* If the value is 32-bit, Two instructions one eved to set the appear and lower halves.

MOVN.W RO, #0×789A; Set RO lower half to 0×789A MOVT. W RO, #0×3456; Set RO upper half to 0×3456.

Now Ro = 0x3456789A.

A pseudo-instruction provided in ARM assembles - LDR, example LDR Ro, = 0x3456789A where it is used to set registers to a program address value.

DR and ADR ose pseudo instructions which can be used to set LDR and ADR ose pseudo instructions which can be used to set registers to a program address value. They have different syntaxes and behaviours. For example-Oif the address is a program address value, the assembles will automatically set the LSB to 1. which indicates it is thum beade.

LDR RO, = address 1; RO set to 0x4001

address here is 0x4000

address 1

nov RO, R1

address 1 contains program code

address 1; address 1 contains program code

```
2) If address 1 is a data address, LSB will not be changed
      LDR RO, = address 1; RO set to 0x4000
```

; address here is 0x4000 address 1 ; address1 contains data DCD OXO

For ADR, - the address value of a program code into a register without Setting the LSB automatically. Note that - there is no equal sign (=) in the ADR statement.

Example - ADR RO, address 1

; (address here is 0x4000) ; address 1 contains program code address L MOV RO, R1

-> LDR obtains the immediate data by putting the data in the program code and uses a PC relative load to get the data into the register. - ADR tries to generate the immediate value by adding or subtracting

→ Using ADR, it requires target address must be in a close range

as it is not possible to create all immediate values. -> ADR can generate smaller code sizes compared with LDR.

The 16 bit version of ADR requires that the target address must be

word aligned (address value is a multiple of 4).

3 Processing Data Instructions. Cortex M3 provides many different instructions for data processing.

Data operation instructions can have multiple instruction formats. Example - on ADD instruction can operate between two registers or between one register and an immediate data value:

ADD RO, RO, R1; RO = RO + R1; ADDS RO, RO, #0x12; RO = RO + 0x12 ADD.W RO, RI, R2; RO= RI+ R21

- -> With Traditional Thumb instruction syntax, when 16-bit Thumb code is used, an ADD instruction can operate instruction change the flags in the PSR.
- → 32-bit Thumb-2 code can either change a temp flag or keep it unchanged.

  The 'S' suffix should be used where the operation depends on the flags-

Example - ADD. W RO, RI, R2; Flag unchanged ADDS. W RO, R1, R2; Flag change.

-> Cortex M3 supports more arithmetic functions include subtract (SUB), multiply (MUL), and consigned and signed divide ODIV/SDIV).

Examples of Arithmetic Instructions. Operation Instruction ADD operation Rd = Rn + RmRd, Rn, Rm; ADD Rd = Rd + Rm Rd, Rd, Rm; ADD Rd= Rd + #immed Rd, #immed; ADD Rd, Rn, #immed; Rd = Rn + #immed) ) ADD with carry ADD Rd, Rn, Rm; Rd = Rn + Rm + carry ADC Rd, Rd, Rm; Rd = Rd + Rm + carry Rd, #timmed; Rd = Rd + #timmed +carry) ADDW Rd, Rn, #immed; Rd = Rn + #immed ADD register with 126it Rd, Rn, Rm; Rd= Rn-Rm Subtract SUB

Rd, #immed; Rd = Rd - #immed Rd, Rn, #immed; Rd = Rn - #immed SUB SUB Rd = Rd - Rm - borrow Subtract with Rd, Rm Rd = Rn - #immed-borrow SBC (not carry) Rd, Rn, #immed; Rd= Rn-Rm-borrow SBC.W Rd, Rn, Rm 3 SBC.W 4 Reverse subtract Rd, Rn, #immed; Rd = #immed - Rn RSB.W Rd= Rm - Rn Rd, Rn, Rm ? RSB.W Rd= Rd \* Rm Multiply Rd, Rm

MUL Rd, Rm; Rd = Rd \* Rm

MUL. W Rd, Rn, Rm; Rd = Rn \* Rm

UDIV Rd, Rn, Rm; Rd = Rn/Rm

SDIV Rd, Rn, Rm; Rd = Rn/Rm

SDIV Rd, Rn, Rm; Rd = Rn/Rm

withor without Note: - 16 bit Thumb instructions used "S" Suffix to determine if APSR should be In unified Assembly Canguage (CPAL) syntax, 32 bit instructions and is suffix is not used then it will be selected as 16 bit instructions update APSR. The Cortex M3 also supports 32-bit multiply instructions and multiply accumulate instructions that gives 64 bit results.

It supports both signed or unsigned values. 32-Bit Multiply Instructions Operation SMULL Rdlo, RdHi, Rn, Rm; [RdHi, RdLo] = Rn\* Rm , 32 bit multiply SMLAL RdLo, RdHi, Rn, Rm; {RdHi, RdLog+= Rn\*Rm Jinstructions for signed -> Another group of data processing instructions are the logical operations

instructions and logical operations such as AND, ORR (or), and shift

and notale functions.

Logic Operations Instructions Operation Instruction ? Rd= Rd & Rn Bitwise AND Rd, Rn AND AND. W Rd, Rn, #immed; Rd = Rn & #immed AND. W Rd, Rn, Rm; Rd = Rn & Rd ORR Rd, Rn; Rd = Rd | Rn Bitwise OR ORREA Rd, Rn ORR.W Rd, Rn, #immed; Rd = Rn | # immed ORR. W Rd, Rn, Rm ; Rd = Rn | Rm ; Rd = Rd & (~ Rn) Rd, Rn · Bit clear BIC BIC.W Rd, Rn, #immed; Rd = Rn& (w #immed) Rd = Rn & (NRd) BIC. W Rd, Rn, Rm ; ORN.W Rd, Rn, #immed; Rd = Rn | (N#immed) ( Bitwise OR NOT Rd = Rn ((~Rm) ORNOW Rd, Rn, Rm; ? Rd = Rd 1 Rn EOR.W Rd, Rn, #immed; Rd = Rn I # immed | Bitwise Exclusive OR Rd= Rn ^ Rm EOR. W Rd, Rn, Rm ;

Shift and Rotate Instructions The Cortex-M3 provides votate and shift instructions. why is there notate night but no estate left? The notati left operation can be neplaced by a notate night operation with a different notate Afset. -> Example - a notate left by 4 bit operation can be written as a notate right by 28 bit instruction, which it takes equal amount of time to execute and provides the same result. Logical Shift Left (LSL) C Regis ter Logical Shift Right (LSR) > Register Rotate Right (ROR) Arithmetic Shift Right (ASR) Rotali Right extended (RRX) Register - In UAL Syntax, if the 'S' Suffix is used then the Shift and Rotate operations can also update the carry flag, and → If the 16 bit Thumb @ code is used, it always update the carry flag. → If the shift or notate operation shifts the register position by multiple bits, the value of the carry flag "C" will be the last bit that shifts out of the

register.

```
Shift and Rotate Instructions
                                                      Operation
  Instruction
                                                      Anth melie Shift Right
 ASR Rd, Rn, #immed; Rd = Rn >> immed
                    ; Rd = Rd \gg Rn
 ASR Rd, Rn
ASR. W Rd, Rn, Rm; Rd= Rn >> Rm
LSL Rd, Rn, # immed; Rd = Rn << immed
LSL. W Rd, Rn, Rm; Rd = Rn << Rm
                                                   Logical Shift left
                Rd = Rd>> in Rn?
LSR Rd, Rn;
                                                 Logical Shift right
LSR Rd, Rn, #immed; Rd = Rn >> immed
LSR.W Rd, Rn, Rm; Rd = Rn >> Rm
                      , Rd not by Rn
     Rd, Rn
ROR.W Rd, Rn, #immed; Rd = Rn not by immed; Rotale night
ROR.W Rd, Rn, Rm; Rd = Rn not by Rm
                      ; {C, Rd} = {Rn, C} Rotate right extended.
RRX.W Rd, Rn
 Sign Extende Instructions
  The Cortex M3 provides the two instructions for conversion of signed data
from byte or half word to word where 16 bit version can only access
low registers and 32 bit version can access both registers (top & low).
  Sign Extend Instruction
                                                    Operation,
  Instruction
SXTB Rd, Rm; signext (Rm [7:0]) Sign extend byte data into word
SXTH Rd, Rm; signext (Rm [15:0]) Sign extend hay word data into word.
Pata reverse ordering Instructions - It is another group of data processing
instructions is used for reversing data types in a register.

This usually used for conversation between little endian and big endian
data. (where 16 bit version can only access low registers and 32 bit
  version can access both registers (top and low)).
```

			/6
-	Data	Reverse Ordering Instructions	Operation
	REV	Rd, Rn; Rd = nev (Rn)	Reverse bytes in word
	REV16	Rd, Rn; Rd = nev l6 (Rn)	Reverse bytes in each half word
	REVSH	Rd, Rn; Rd= revsh (Rn)	Reverse bytes in bottom half wood and excision extend the result.
	BIT F	field Bocusing and Manipulation	Instructions
	1010	100001119 0010	

Bit Field Processing and Manipulation Instructions is used for reversing data types bit field processing and manipulation instructions.

Operation Instruction Clear bit field within a negister Rd, Rn, #< width> BFC. W Insert bit field to a register BFI. W Rd, Rn, #Klsb>, #Kwidth> Count leading zero CLZ. W Rd, Rn Reverse bit order in register Rd, Rn RBIT.W Copy bit field from source and Rd, Rn, # (lsb), # width> SBFX. W sign extend it. Copy bit field from source register. UBFX.W Rd, Rn, #<leb>, #<width>

(4) <u>Call and Unconditional Branch.</u> - Basic branch instructions are B label - Branch to a labeled address

By neg - Branch to an address specified by a negister.

In Bx instructions, the LSB value contained in the origister determines the next state (Thumb (ARM) of the procusor. (If LSB is set to 1, it is always in Thumb state. If it is zero, it will try to switch the procusor into ARM state because it will cause a usage fault exception.)

Branch and link instruction

BL label; Branch to a labeled address and save return; address in LR.

with these instautions, the return address will be stored in the link register (LR) and the function can be terminated using BX LR, which causes program control to return to the calling process.

BLX reg; Branch to an address specified by a register and

; save return

; address in MELR

there make sure that the LSB of the register is 1. Otherwise the procusor will produce a fault exception because it is an attempt to switch the to the

ARM state. Branch operation MOV instructions and LDR instructions Example

RIS, RO; Branch to an address inside RO

RIS, [RO]; Boanch to an address in memory location

; specified by RO

; Do a stack pop operation, and change the program POP [RIS]

; counter value to the result value.

Save the LR If you need to call a submoutine

-> The BL instruction will dutyry the current content of your LR whele as the If the program code needs the LR needater, then it should be saved

The common method is to push the LR to stack in the beginning of your

subroutine. Example - main

"BL function A

PUSH {LR}; Save LR content to stack function A

BL function BB

Function B P. 19

PUSH &LRY

POP {PC}; Use stacked LR content to return to function A

-	If the	subsoutine	is a C	tunction,	the cor	itents	in RO-1	R3 and	d R12
	need	to be san	ed , if	it is neg	cuired at	a late	r stage.	01.	Lim
	-> The	contents i	in these	registers	could be	chang	caby a	e fun	aron.

Decisions and Conditional Branches -> ARM processors we flags in the APSR to determine whether a branch should be carried out for Conditional branches -> In APSR, there are five flag bits; four of them are used for branch decisions. Flag Bits in APSR that can be used for Conditional Branches. Description PSR Bit Negative flag Clast operation result is a negative value). Zero (last operation result returns a zero value)

> Carry (last operation returns a casey out or bossow)

Overflow (last operation results in an overflow). Saturation math operations

(non Conditional branches).

A flag is another flag bit [27] is used for saturation mathoperations and is not used for conditional branches. Z (Zero) flag- It is set when the result of an instruction has a zero value or when a comparison of two data returns an equal result. N (Negative) flag- It is set when the result of an instruction has a negative value. C (Carry) flog - It is for unsigned data procusing - for ex- in add, it is set when an overflow occurs; in subtract (SUB) it is set when a borrow did not occur

(borrow is the invest of carry).

	19
$ \begin{array}{c cccc} \underline{15} & \underline{branch} & \underline{con} \\ \hline (N, Z, C, and \\ \underline{Example} - & \underline{BE} \\ \hline Thum b - 2 & \rightarrow BE \\ \underline{verlion} \end{array} $	ditions are defined with combinations of the four flags  V)  Re label; Branch to address 'label' if Z flag is set
Conditions for b	Condition Flag
Symbol	Contaction
EQ	Rot equal Z Clear
NE	
CS/HS	or same
CC/20	Carry clear/Unsigned lower C clear
MI	minus / Negative N see
PL	Plus / positive or zero N Clear
VS	Over flow V Set
vc	Over flow V Clear No over flow Cast and I clear
HI IH	Univaried higher C set will a see
Et 1 (116)	Uniqued lower or same Caleur of 2 sec Malor and
LS	Unsigned lower or same Collear or 2 sec Victor and V Signed greater than or Niset and Viset, or Niclear and V Victor (N==V)  equal Victor or Niclear & Viset
GE	Signed Great Volear (N==V)  Signed less than N-set and Volear, or Nolear & Vset  Signed less than N-set and Volear, or Nolear & Vset
A CLT	(1)
GT	Signed greater than Z clear, and either Nset and Velear (==0, N==V)
LE	Signed less than or equal Z set, or Nset and Vclear, or Nclear and V set (Z==1 or N;=V)
AL	Always (un conditional) —
	[41]

Branch conditions can also be used in IF-THEN-ELSE structures.

Ex- CMP RO, R1; Compare RO and R1

ITTEE GT; if RO>R1 then

; if true, first 2 statements execute, ; if false, other 2 statements execute R2 = R0; R2 = R0

R3 = R1MOVGT R3, R1;

MOVLE R2, RO; Else R2=R1

MOV LE R3, R1; R3 = R0

APSR can be affected by the following -

(i) Most of the 16-bit ALU instructions (ii) 32 bit (Thumb)-2) ALU instructions with the & suffix; ex- ADDS. W

(iii) Compare (ex-CMP) and Test (ex-TST, TEQ)

(iv) write to APSR/XPSR directly.

16 bit Thumb instructions (arithmetic) affect the N, Z, C, and V flags.

In 32 bit Thumb-2 instructions, the ALU operation can either change flags or not change flags.

ADDS.W RU, RI, R2; This 32 bit Thumb instruction updates flag Example -

ADDI.W RO, RI, R2; This 32 bit Thumb instruction does not update flag

In Thumb Lyntax - example "CODE 16" directive is used with ARM ascembler.

ADD RO, R1; This 16 bit Thumb instruction updates flag

ADD RO, #0×1; This libit Thumb instruction updates flag

In A UAL Syntax -

ADD RO, R1; This 16-bit Thumb instruction does not update flag ADD RO, #0×1; This will become a 32-bit Themb instruction that does not update flag.

Compare (CMP) instruction to - it subtracts two values and updates the flags (just like & SUBS), but the result is not stored in any registers.

example- CMP RO, R1; Calculate RO-R1 and update flag CMP RO, #0x12; Calculate RO-(-0x12) and update flag.

Compare regative (CMN) instruction— it compares one value to the negative (two's complement) of a second value; the flags are updated, but the result is not stored in any registers.

example - CMN RO, R1; Calculate RO - (-R1) and update flag
CMN RO, #0×12; Calculate RO - (-0×12) and update flag.

TST (test) instruction - It is more like the AND instruction. It ANDs two value and updates the flags and the result is not stored in any register. example - TST RO, R1; Calculate RO AND R1 and update flag-TST RO, #10x12; Calculate RO AND 0x12 and update flag-

6 Combined Compare and Conditional Branch Cortex-M3 with ARM architecture V7-M provides two new instructions to compare with zero and conditional branch operations. There are

@ CBZ (compare and branch if zero) and

(2) CBNZ (Compare and branch if nonzero)
The compare and branch instructions only support forward Granches.

① CBZ - example i = 5;while (i!=0) {
func1();; call a function i--;


This can be compiled into the following MOV RO, # 5; Set loop counter = 0 loop1 CBZ RO, loop1exit; if loop counter = 0 BL func1; callafunction exit the loop SUB RO, #1; loop counter decrement B loop1; next loop counter decrement

CBZ is the fact that the branch is taken if the Z flag is set (of nexult is zero).

```
CBNZ - the fact is similar to CBZ, apart from the branch is taken
 if the I flag is not set (result is mot zero).
         (In C Programming language)
 status = strchr (email_address, " (2);
  if (status == 0) {//status is 0 if @ is not in email address
       show_error_message();
       exit (1);
  This can be compiled into the following-
      BL strchr
      CBNZ RO, email_books-okay; Branch if result is not zero
      BL show_error_message
    email_looks_okay
 Note - The APSR value is not affected by the CBZ and CBNZ instructions.
  Conditional Execution Using IT Instructions.
-> The IT (If-Then) block is very useful for handling small conditional code.
- It avoids branch penalties because there is no change to program flow.
-> It can provide a maximum of four conditionally executed instructions.
-> The first line must be the IT instruction, detailing the choice of
 execution, followed by the condition it checks.
                                                      TRUE - THEN-
-> The first statement after the IT command must be
  EXECUTE, which is always written as ITXYZ, while Theans THEN
-> The second statement through fourth statements can be either THEN
   (true) or ELSE (false):-
```

```
IT syntax -
   IT (x> <y> <z> <cond>
                                ; IT instruction (<x>, <y>, <z>
                                         can be Tor E)
                                     ; 1st instruction (<cond) must be
   instal (cond) Loperands)
                                       same as IT)
   instr2 (cond or not cond) (operands); 2nd instruction (can be (cond)
  instr3 (cond or not cond) (operands); 3rd instruction (can be (cond)
                                           or < { cond>
   instr 4 (cond or not cond) (operands); 4th instruction (can be (cond)
- If a statement is to be executed when (cond) is false, the suffix for
 the instruction must be the opposite of the condition.
  Example - the opposite of EQ is NE, the opposite of GT is LE, and so on.
-> The following code shows an example of a simple conditional execution-
     if (R1 < R2) then
          R2 = R2 - R1
          R2 = R2/2
      else R1 = R1 - R2
           R1= R1/2
  In assembly,
                              If R1 < R2 (less then)
            CMP R1, R2
                            then execute instruction 1 and 2
           ITTEE
                           ; (indicated by T)
                            else execute instruction 3 and 4
                            (indicated by E)
                            1st Instruction
           SUBLT. W RZ, R1;
                            3rd instruction (notice the GE is opposite of LT)
                            and Instruction
          LSRLT.W R2, #1;
          SUBGE.W RI, RZ;
                             4th instruction
          LSRGE.W RI,#1;
```

	24
7 Instruction Barrier and Memory Barrier Instructions.	-71
-> The Cortex-M3 supports a no. of barrier instructions. These	Itis
and more complex.	
if memory barrier instructions are not used, race conditions of	oula occur.
if memory barrier instructions are not used, race conditions of the memory map can be switched by a hardware register winting to the memory switching register - DSB (Data Synchronizal Barrier) instruction is used.  Barrier) instructions - are the three instructions available in	tion
Bassies Instructions - are the three instructions available in Bassies Instructions - are the three instructions available in	in Cootex-M3
Instruction Description  Testall mem	
Data Memory Barrier; enounes that all main	ony accesses is committed.
DSB Data Synchronization bassies, expert instructions	ction is
accesses are completely to possible executed.  executed.  Instruction Synchronization Barrier; fleushes  Instruction Synchronization Barrier; fleushes  and ensures that all previous instructions are  and ensures that all previous instructions.  before executing new instructions.	the pipe line
ICB Instruction synchronic instructions are	complexed
before executing new instructions.	Cortex
before executing new instructions before executing new instructions can be accessed in Cusing of the memory bassies instructions can be accessed in Cusing of Micro controller. Software Interface Standard (Com SIS) compliantly device driver library as follows—  device driver library as follows—	ent
Micro controller Software sollows -	
device driver library as ()  void - DMB (void); // Data Memory Barrier  void - DSB (void); // Data Synchronisation Barrier  void - DSB (void); // Instruction Synchronization Barrier	
void_DSB (void): // Instruction Synchronization	N.
void - DMB (void); // Data Synchronisation Barrier void - DSB (void); // Instruction Synchronization Barrier void - ISB (void); // Instruction Synchronization Barrier  > BMB is very useful for multiprocessor systems. For example, tas on separate procusors might use shared memory to communicate on separate procusors might use shared memory to each other.	ks running ate with
on separate procusors might use shared memory	onnum
The make invested between access in monthly the same or or	spected.
that the memory access of the important for self-modify in The DSB and ISB instructions can be important for self-modify in the next ex	rg code.
that the memory access sequence is exactly we same to that the memory access sequence is exactly we same to that the memory access sequence is exactly we same to that the program can be important for self-modify in the DSB and JSB instructions can be important for self-modify in the next exactly we should be program code is fetched again. Established that the modified program code is fetched again.	z cen
ensure that the modified program (26)	



Example - if a B2 bit signed value is to be saturated into a 16-bit signed value

SSAT. W R1, #16, RO


→ Besides the dustination register, the Q bit in the APSR can also be affected

- the a flag is set it saturation takes place in the operation, and it can be cleared by writing to the APSR.

Examples of Signed Saturation Results

Output (R1) QBit Input (Ro) set OXDOOOTFFF 0x00020000 Set 0x00007FFF 0x00008000 Unchanged OXODOO TEFE 0x00007FFF Unchanged 0x00000000 0x0000 0000 Unchanged OXFFFF 8000 OXFFFF8000 Set OXFFFF 8000 OXFFFF 78FF Set OXFFFF8000

OX FFFE 0000 Unsigned Saturation Operation



with unsigned saturation

Example - if a sign 32 bit unsigned value is to saturate into a 16-bit consigned

R1, #16, RO galue USAT. W

Examples of Clasigned Saturation results. OX OODOFFFF (R4) -> INPUT → 0×00020000 (RD) 0x 00008000 0×00008000 0x00007FFF 0X00007FFF OX 0000 0000 0x00000000 0x0000 0000 OXFFFF8000 0×00000000 OXFFFF 8001 0×00000000 OXFFFFFFF

QBit , set unchanged Unchanged Unchanged Set Set Set

Several Useful Instructions in the Cortex -M3 1) MSR and MRS - are two instructions provide access to special registers. MRS (SReg), (Rn); write to Special Register
MRS (Rn), (SReg); Move from Special Register Example - The code is used to set up the process stack pointer: LDR RO, = 0x20008000; new value for Process Stack Pointer (PSP) MSR PSP, RO - The MRS and MBR instructions can be used in privileged made only, without accessing the APSR. or the operation will be ignored and the returned read data (if MRS is used) will be zero. -> MSR instruction is used to the applate the value of the CONTROL negister. where ISB instruction is occommended to be added to ensure that the effect of the update takes place immediately. MRS RO, PSR; Read Processor Status wood into RO MSR CONTROL, R1; write value of R1 into Control register. Special register names for MRS and MSR Instructions. Description Interrupt Status negister Symbol Execution status registre (read as Zero) EPSR

APSR IEPSR IAPSK PSR MSP PSP PRI MASK BASEPRI BASE PRI\_MAX FAULTMASK

CONTROL

flags from previous operation. A composite of IPSR and EPSR A composite of EPSR and APSR A Composite of APSR, EPSR, and IPSR main stack Pointer Process Stack Pointer Normal exception mask register Normal exception priority mask register Same as normal exception priority mask orgister, with conditional write (new level must be higher than the old). Pault exception mask register (disables normal interment

N	OF FUEN	C 1 1	11.40
21	IF-THEN	Instruction	buch
/			

-> It allows up to four succeeding instructions (called an IT block) to be Conditionally executed

-> The 2 cond > part uses the same condition symbols as conditional branch.

→ Each of L×>, Ly>&Lz> can be either T(THEN) or E(BELSE), which refers to the base condition (cond) whereas it was traditional syntax such as EQ, NE, GT or the like.

IT format -

-> <>> specifies the execution condition for the second instruction

-> <y> specifies the execution Condition for the third instruction.

-> <z> specifies the execution condition for the fourth instruction.

-> <cord> specifies the base condition of the instruction block; the first instruction following IT executes if (cond) is too true.

Various length of IT	Instruction buck	
I galas barbaral and	T Block (each of <x>, <y> and <z> an either be T [True] or E [else])</z></y></x>	Examples
And me conditional	IT <cond> inotal <cond></cond></cond>	ADDES RO, RO, RI
Two conditional instructions	IT $<\times>$ $<$ $<$ $<$ $<$ $<$ $<$ $<$ $<$ $<$ $<$	ITE GE ADDGE RO, RO, RI ADDLT RO, RO, R3
Three conditional	IT <x><y> <cond></cond></y></x>	ITET GT ADDGT RO, RO, R1

instructions

Pour conditional instructions

instal (cond) inoto 2 (cond or ~ (cond)> instr3 (cond or ~(cond)> IT (x>ky> <z> <cond> instr1 (cond) instr2 (cond or ~ (cond)> instr3 < cond or ~(cond)> inoto 4 (cond or N (cond))

ITETT NE ADDNE RO, RO, RI ADDEQ RO, RO, RS ADDNE R2, R4, #1 MOVNE R5, R3

ADDLE RO, RO, R3

ADDGT R2, R4, #1

Example -

if (RO equal R1) then { R3 = R4+R5 R3 = R3/2} else { R3 = R6 + R7 R3 = R3/2

CMP RO, R11; Compare Ro and R1 ITTEE ESI 3 If Roequal R1 Then Then => ADDEQ R3, R4, R5, Addif Equal the- Else ASREO R3, R3, #1; Arithmetic Nift right ADDNE R3, R6, R7; Addit not equal ASRNE R3, R3, #1; with metic shift right if not equal.

Automatic Investion of IT instruction in ARM assembles.

Original Assembly Code CMP R1, #2 ADDEQ R0, R1, #1

Disassembled Ascembly code from Generated Object file CMP R1, #2 ADDES RO, R1, #1

- -> When ARM assembles is used, and if a conditional execution instruction is used in assembly code without IT instruction,
- -> The assembles can insert the required IT instruction automatically.

3) SDIV and UDIV The syntax for signed and unsigned divide instructions are-

SDIV. W KRd), KRNY, KRMY UDIV. W <Rd>, <Rn>, <Rm>

Result is Rd = Rn/Rm.

example - LDR RO,= 300; Decimal 300 MOV R1, #5 UDIV.W R2, RO, R1

Result is  $R2 = \frac{300}{5} = 60$  (or) (0x3c)

4) REV, REVH, and REVSH-

TREV me reverses the byte order in a data word, and REVH neverses the byte order inside a half word.

Example - RO = 0x12345678

REV R1, R0 ; R1 = 0x 7856 3412

REVH R2, RO ; R2 = 0×84127856

- -> REV and REVH are particularly useful for converting data between big endian and little endian.
- -> REVSH is similar to REVH but it procuses the lower half word and then it sign extends the result.

Example - RO = 0x33448899

REVSH R1, RO; R1 = 0xFFFF9988.

b) Reverse Bit (RBIT)

RBIT instruction-reverses the bit order in a data word.

Syntax - RBITON (Rd), (Rn)

-) It is very useful for processing serial bit streams in data Communications.

Example - RO = 0xB4E10C23 executing, RBIT.W RO, RI;

result is RO = 0xC430872D

binary value (1100\_0100\_0011\_0000\_1000\_0111\_0010\_1101) SXTB, SXTH, UXTB, and UXTH - are four instructions used to extend a byte or half word into a word. Syntax-

SXTB/SXTH, the data are sign extended using bit [7] / bit [15] of Rn. > with UXTB/UXTH the value is zero extended to 32-bit. RO = 0×55AA 8765; Example -Result Instruction R1 = OXFFFFFF65 R1, R0; SXTB R1=0xFFFF8765 SXTH R1, RO; R1 = 0x00000065 UXTB R1, RO; R1 = 0x0000 8765 OXTH R1, RO; 7) Bit field Clear and Bit Field Invest Bit Field Clear (BFC) clears 1-31 adjacent bits in any position of a register. Syntax -BFC. W <Rd>, <#lsb>, <# width> Example -LDR RO, = 0x1234FFFF BFC. W RO, #4, #8 Result - RO = Ox1234 FOOF. Bit Field Insert (BFI) copies 1-31 bits (#width) from one register to any location (#186) in another register. Syntax -BFI.W <Rd>, <#lsb>, <#width> Example -LDR RO, = 0x12345678 LDR R1, = 0×3355AACC BFI.W R1, R0, #8, #16; Insert R0[15:0] to R1[23:8] Result - R1 = 0 × 33 5678 CC

8) UBFX and SBFX - are the unsigned and signed bit field extract instructions.

Syntax - UBFX.W < Rd>, < Rn>, < # lsb>, < # width>


SBFX.W < Rd>, < Rn>, < # lsb>, < # width>

8) UBFX and 8BFX UBFX extracts a bit field from a register starting from any location (specified by #(86) with any width (specified by #width), zero extends it, and puts it in the destination register. LDR RO, =  $0 \times 5678 ABCD$ Example -UBFX.W R1, RO, #4,#8 Result -  $R1 = 0 \times 0000000 BC$ SBFX extracts a bit field, but its sign extends it before putting it in a destination register. Example - LDR RO, = 0×5678ABCD SBFX.W R1, R0, #4, #8 Result - R1 = 0x FFFFFFBC. 9) LDRD and STRD -> are two instructions which are used to transfer two words of data from or into two registers. Syntax-LDRD.W (Rxf>, (Rxf2), [Rn,#+/- Offset] {!}; Pre-indexed LDRD.W <Rxf>, <Rxf2>, [Rn], #+/- Affect Offset; Post-indexed STRD. W <Rxf>, <Rxf2>, [Rn, #+/- offset] {!}; Poe-indexed STRD.W (Rxf>, <Rxf2>, [Rn], #+/-offset; Post indexed where <Rxf> - first destination source register. <Rxf2> - second destination/source register. → When using LDRD avoid using same register for <Rn> and <Rxf> because of an error in Cortex M3.

Example - (1) The code reads a 64-bit value located in memory address 0x1000 into RO and RI: LDRD. W RO, R1, [R2]; This will gives RO= memory[0x1000], ; R1 = memory [0x1004] (2) STRD is used to store a 64-bit value in memory. Code is written in preindexed -ed addressing mode, LDR R2 = 0×1000 3 Base address STRD. W RO, R1, [R2, #0x20]; This will gives memory [ Marie ] ; [0×1020] = RO, memory [0×1024]=R1

Table Branch Byte and Table Branch Half word. > Table Branch Byte (TBB) and Table Branch Halfword (TBH) are for implementing branch tables. TBB instruction was a branch table of byte size affect, and TBH uses a branch table of half word offset. -> Since the bit O of a program counter is always zero, the value in the branch table is multiplied by two before it's added to PC. -> because the PC value is the current instruction address plus four, the branch range for TBB is (2x255) + 4= 514, and → the branch range for TBH is (2×65535)+4=131074. -> Both TBB and TBH support forward branch only. → TBB has this general syntax- TBB.W [Rn, Rm] , where Rn is the base memory affect and Rm is the branch table - The branch table item for TBB is located at Rn+Rm. - The TBB branch table can be created as follows-TBB. W [PC, RO]; when executing this instruction, PC equal ; branch table DCB ((dest0 - branchtable)/2); Note that DCB is used Mind in the first of branch table ; because the value is 8616 DCB ((dest 1 - branchtable)/2) DCB (Cdest 2 - branch table)(2) PCB ((dest3-branchtable)/2) .; Execute if RO = 0 ..; Execute if RO=1 dest 2; Execute If RO=2 dest3; Execute if RO=3.

TBB Operation - Assume, we use PC for Rn, we can see the operation as shown in figure.



TBH Operation - For TBH instruction, the process is similar except the memory location of the branch table item is located at (Rn + 2 × Rm) and the maximum branch offset is higher. → We assume that Rn is set to PC as shown in figure. If Rn isn the table branch instruction is set to R15, the value used for Rn will be PC+4 because of the pipeline in the processor.

C14 DECOM		the title	Note	:
	Rm N	Program	0	PC, Rm, LSL#1]
PC	TBH[PC, Rm, LSL#]	Flow -	San Acres	
Rn (PC 4)	VAL_ 0 (15:0)		2 3.2.	
	VAL-100.03	in si - Iali	J	
	2 - 1		(PC 4) 2	VAL N(15:0]
Rn 2 Rm	VAL_NUS.O]	NEW PO	(PG 4) -	
TBH.W [PC, RO,	LSL#1	1 7. 44.0	93.81	bonuse
branch table	LSL#1] - branchtable)	12); Note that	DCI is used	We Car
DCI (Caesto	- branch table)/2	13. 1 0 0000	4 310	72 - 0
				K0=Z
DCT/CHOITS	- branch castell	2); dest3	Execute	t RO=3
dest1; Execute	17 00 -	(36)	2	

VI SEM BE(ECE) ARM MILROCONTROLLER & EMBEDDED SYSTEMS NOTES MODULE - 2 ARM CORTEX M3 INSTRUCTION SETS AND PROGRAMMING -IL Memory Map (of Cortex - M3 procusor) B. B. Balaji, Asst. Prof., BGSIT. The Cortex-M3 procusor has a fixed memory map as shown in figure. POXFFFFFFF ROM table Vendor specific External private periphe OXEDIO DODO OXEDOFFFF - ral bus Privatiperipheral ETM bus: debug/external 0XE 004 0000 OXEOD SFFFF Private Peripheral Reserved bus: NVIC 0XE0000000 Internal OXDEFFFF Reserved External device FPB 198 DWT 0XA0000000 ITM 0x9PFPFFFF External RAM Bit-band allas 32 MB 0×60000000 OXSPRFFFFF 31MB Peripherals IMB Bit-band region 0.598 OXYODODDDD SRAM Bit-bandalias 0.598.0x2000000 0x1PFFFFFFF 0.54B 0×00 000000 IMB Bit-band region - It makes it easier to port software from one cortex-M3 product to another. -> The Cortex M3 processor has a total of 4 GB of address space. Program code can be logated in the code region, the Static Random Access Memory (SRAM) region, or the external RAM region. -> It is best to put the program code in the code region because it helps in instruction fetching and data accesses are carried out simultaneously tode Instruction fetches are performed over the Icode bus. Data accesses are on two separate but interfaces. performed over the Deode bis. The 0.5GB SRAM memory range is for connecting internal SRAM.

- SRAM Instruction fetches and data accesses are performed over the system bus > In this region, a 32-MB range is defined as a bit-band alias.

Bit banding

-> Bit banding maps a complete word of memory onto a single bit in the bit-band orgion. For example, writing to one of the alias words sets or clears the corresponding bit in the bit-band megian.

It enables every individual bit in the bit-banding region to be directly accessible from a word-aligned address using a single LDR instruction.

> It also enables individual bits to be toggled toggled without performing a read-modify-write sequence of instructions.

+ The processor memory map includes two bit-band regions. These occupy the lowest IMB of the SRAM and Peripheral memory regions nes pectively

- These bit band regions map each word in an alias region of memory

to a bit in a bit-band region of memory

The bit band oregion operation applies only to data accesses no in the state of the data accesses no in the data accesses no interest the data accesses instruction fetches.

The next 0.5GB block of address range is allocated to on-chip

peripherals.

Similar to SRAM region, it supports bit-band alias and is accessed via the system bus interface. but instruction execution in this region is not allowed. is not allowed.

Two state of 1-98 memory space are allocated for external RAM and

The difference blu the two is that program execution in the external device region is not allowed and there are some differences with the caching behaviours the last 0.5 GB memory is for the system-level components, internal peripherals. Peripheral buses, external peripheral bus and vendor-specific system peripherals.

CORTEX - M3 Programming - Cortex M3 can be programmed using either assembly language, C language or high-level languages like National Instruments Labview. -> In most embedded applications, Cortex M3 procusor can be used where the software can be written entirely in C language. - Developers frequent use assembly language or a combination of C and assembly language in their projects. → The procedure of building and downloading the resultant image files to the target device is largely dependent on the tool used. A Typical Development flow - The concepts of code generation flow interms of these various took/ software programs are available for developing Cortex-M3 applications. -> Programmer needs assembler, a Ccompiler, a linker, and binary files Tor ARM solutions, the Real View Development Suite (RVDS) or Real View Compiler Tools (RVCT) provide a file generation flow, as shown in Object files (.0) C files (c) Executable image file armee (-axf/elf) fromely (.bin) (compiler) Scattering loading script Armlinky (linker) 1 Assembly files (. s) Object files (.0) Example Flow Using ARM Development tools (compiler) -> The scatter-boading script is optional but often required when the memory map becomes more complex. -> RVDS also contains a large no. of utilities, including an Integrated Development Environment (IDE) and debuggers.

lling C

-> for beginners in embedded programming using C language for software development on the cortex-M3 processor is the best choice.

It is easier as the most of microcontrolles vendors provide device driver libraries written in C to control periphesals.

Modern C compilers can generate very efficient code, hence it is better to program to than spending a lot of time to try to develop complex routines in assembly language which is error prone and less portable.

The computer language and advantage of being portable and easier for implementing complex operations, compared with assembly language

assembly language.

A no.of Cortex-M3 programs examples are already included in the installation of the ARMC compiler products like RVDS or Keil Real View Micro controller Development Kit (MDK-ARM).

Example of a Simple C Program Using Real View Development Site A normal program for the Cortex-M3 contains at least the "main" program and a vector table.

-> Example - A main program "blinky.c" that toggles an Light Emitting Diode (LED):

# define LED \* ((volatile unsigned int \*) (0x DFFF000C))
int main (void)

int i; /\* loop counter for delay function \*/
volatile int j; /\* dummy volatile variable to prevent C compiler
from optimize the delay away \*/

while (1) {

LED =  $0 \times 00$ ; /\* toggle LED\*/

for (i=0; i<10; i++) { j=0; } /\* delay \*/

LED =  $0 \times 01$ ; /\* toggle LED\*/

for (i=0; i<10; i++) { j=0; } /\* delay \*/

}, return 0;

10

The file "vectors.c" contains the vector table, as well as a number of dummy exception handlers.

type def void (\* const Exec Func Ptr) (void)\_irq;

extern int\_main (void);

\* Dummy handlers Exception handlers

\_irq void NMI\_Handler (void)

{ while (1); 4

-irg-void HardFault\_Handler (void)

{ while (1); }

-irq void SVC\_ Handler (void)

{ while (1); }

-irq void DebugMon\_Handler (void)

{ while (1); 4

-irg, void PendSV\_Handler (void)

& while (1); }

-irq void SysTick\_ Handler(void)

{ while (1); 4

-irq void ExtInto\_IRB Handler (void)

{ while (1); }

-irq void Ext Int 1 - IRQ Handler (void)

of while (1); 4

irq, void Ext Int1\_IRQ Handler (void)

(while (1);4

-irq void Ext Int2\_DkaHandler (void)

of while (1); 4

-irq void Ext Int3\_IRQ Hardler (void)

{while (1);}

# pragma arm section rodata = "exceptions area"

Exec Funk Ptr exception-table [] = { /\* vector table \*/

(Exec FuncPtr) 0x20002000, (Exec Func Ptr)\_main, NMI-Handley, /\* NMI\*/ Hard Fault\_Handler, 0, 1\* MemManage-Handles in Cortex-M3\*/ 0,/\* Mem Bus Fault\_Handles in Cortex\_M3\*/ o, # Usage Fault\_Handles in Cortex -M3\*/ 0, 1x Reserved \*/

0, 1\* Reserved \*/ o, I\* Reserved \*/

0, A Reserved \*/

SVC\_Handley.

o, 1 \* Debug Mon-Handler in

Cortex-M3\*/ 0,1 \* Reserved \*/

Pend SV\_Handler

Systick Handler,

/XExternal Interrupts\*/

Ext Int O\_IRA Handler,

ExtInt 1 - IRQ Handler,

Ext Int 2 - IRQ Handles,

Ext Int3\_ IRQ Handler

```
Assume using RVDS through Command line
   $> armce -c
                      -g -W blinky.c -o blinky.o
                          -W vectors. c -o vectors.o
Compile the Same Example Using Kiet Keil MDK-ARM
-> In KEIL MDK-ARM, it is possible to compile the same program
as in RVDS.
- The command line options and a few symbols in the linker
script (scattering loading file) have to be modified.
  #define HEAP_BASE 0x20001000
            STACK_BASE 0x20002000
  #define
  #define HEAP_SIZE ((STACK_BASE-HEAP_BASE)/2)
           STACK_SIZE (CSTACK_BASE-HEAP_BASE)/2)
  # define
   LOAD_REGION 0x00000000 0x0020 0000
   VECTORS ONO ONCO
     ; Provided by the over in vectors.c
     * (exceptions_anea)
CODE OXCO FIXED
    * (+RO)
   DATA 0x2000 0000
                    0x00010000
   * (+RW, +ZI)
    ;; Heap starts at 4KB and grows upwards
   Heap_Mem HEAP_BASE EMPTY HEAR SIZE
   ;; Stack starts at the end of the 8KB of RAM
   ;; And grows downwards for 2KB
                            EMPTY -STACK_SIZE
   Stack-Mem STACK_BASE
```

Accessing Memory - Mapped Registers in C -> There are various ways to access memory-mapped peripheral registers in Clanguage. -> For example, System Tick (SYSTICK) Timer in the Cortex-M3 is used as an peripheral to demonstrate different access methods in Clanguage. -> The SYSTICK is a 24-bit timer which contains only four registers. - Method 1 - It is the easiest method - defining each register as a Accessing Peripheral Registers as Pointers. SYSTICK Times Registers #define SYSTICK\_CTRL (\*((volatile unoigned dong\*)(6xE000 E010)))-#define SYSTICK\_LOAD (\*(Cuolabile unsigned long\*)(0xE000E014))) ~ #define SYSTICK\_VAL (\*(Cuolabile unsigned long\*)(0xE000E018))) ~ #define SYSTICK\_CALIB(\*(Cuolabile unsigned long\*)(0xE000E010))) ~ OXEO DO EDIC CALIB oxeod deots VALUE OXEOODE014 RELOAD OXE OD D EOLO CTRL 1 \* Set up SYSTICK \*/ OXFFFF; Uset reload value SYSTICK\_LOAD SYSTICK\_VAL 0x0; 1/Clear current value 0×5; llEnable SYSTICK and select core clock SYSTICK\_CTRL A macro can be used to convert -> Based on the same method. address values to C pointer. → Method 2 - is to define the registers as a data structure, and then define a pointer of the defined structure. The C-code looks a bit different, but the generated code is Alternative way of Accessing Peripheral Registers as Pointers. SYSTICK Times #define HW\_REG(addr) (\*((volatile unvigned long\*)(addi))) negisters #define SYSTICK\_CTRL OXEOODEO10 #define SYSTICK\_LOAD 0×E000E014 -#define SYSTICK-VAL 0xE000E008. CALIB OX EDDOEDIC #define SYSTICK\_CALIB OXEOOD EDIC OXEODOE018 VALUE 1#Setup SysTick \*/ OXEODO EO 14 RELOAD HW\_REG (SYSTICK\_LOAD) OXFFFF; // Setreload value OXEDODEOLD CTRL HW\_REG (SYSTICK\_VAL) 0×0; // Clear current value HW\_REG (SYSTICK\_CTRL) 0×5; // Enable 8YSTICK lland select core clock. (4)

This is the method used in CMSIS compliant	nt device doil	ersa
Accessing Peripheral Registers as Pointers	to Elements	ina
Data Structure	r example, the	- C
PEDITO TO LEE SPECIALISME STORED SERVICES TO THE SECURISM OF	SYSTICK_TG	SYSTICK
typedef struct volatile unsigned long CTRL; [* Systick CONTROL and Status reg*/ volatile unsigned long LOAD; [* SYSTICK Reload Value reg*/ volatile unsigned long VAL; [* SysTick Current Value register*/ volatile unsigned long CALIB; [* SysTick Calibration register*/ ] SysTick_Type;	CALIB VALUE RELOAD	Times regs 0xE0DOE 01C 0xE0DOE 618 0xE0DOE 614
#define SysTick ((SysTick-Type *) OXEODDEOLO) (*SysTickstruct)	CTRL	ONE DOD EOL
/*Setup Systick*/ Systick >> LOAD OxFFFF; // Set relead value Systick >> VAL Ox0; // Clear current value Systick >> CTRL Ox5; // Enable SYSTICK and Select Core clock	(3) APPLY TOTISAS (3) APPLY TOTISAS (3) APPLY TOTISAS (3) APPLY TOTISAS (3) TALID TOTISAS	uniable uniable aniable aniable
Side a service and a service a	ANHADAR (	142A
Method 3 also wer data structure, but the peripheral is defined using a scatter loading script) during linking stage.  Defining Peripheral - Based Address Using Son C File, define the data structure as  - attribute_ ((zero_init)) struct {	g file (or ling scatter Loading	ng file.
volatile unsigned long CTRL; (*Systick Control */ volatile unsigned long RELOAD; (*Systick Deload */	SYSTICK_Struct	
volatile censigned long VAL; /* systick value */ volatile censigned long CALLS; /* systick calibration */ } Systick_struct;	o fake and ou	Timer registers
1 0011 V2	TCALIB	OXEDDOEDIC
2 par (Chha) ( palla pina didala)	VALUE	0×E000 E018
H030003 NO	RELOAD	OXEODO E014
Then create a scatter boading file to place the data structure to specific address	CTRL	0×6000E010
structure to specific address	1 4211 An An	
LOAD_FLASH OX 0000		
SYSTICK OXEODOEOUS UNINT		
2 systick_neg.o(ZI)	SID THRING DISAS	19434
25.		(44)

→ In this case, the program code using the peripheral has to define the peripheral as a C pointer in an external object.

→ The code for accessing the register is the same as in the second

method.

Method 1 -> It is the simplest and results in less efficient code compared with the others as the address value for the registers are stored separately as constant.

-> As a result, the code size can be larger and might be slower as it requires more accesses to the program memory to set up the

→ for peripheral control code that only access to one negister, the efficiency of method 1 is identical to others.

Method-2 - It is allows the registers in a peripheral to share just one

constant for base address value.

- The immediate offset address mode can be used for access of each register. It is the method used in CMSIS.

Method-3 -> It has the same efficiency as method 2, but it is less

portable due to the use of a scatter loading file.

It is required when you are developing a device driver library for a peripheral that is used in multiple devices, (and, the base address of the peripheral is not known until in the linking stage).

→ It is used just like normal C functions. where Clanquage can often speed up application development and used to generate Some instructions that cannot be generated using normal C-code.

→ Some C compilers provide intrinsic functions for accessing these special instructions.

→ For example, ARM compilers (including Real View C compilers and Keil MDK-ARM) provide the intrinsic functions. (listed in the Table.) for commonly used instructions.

(95)

	Instrinsic tunctions Provided in ARM	Compilers
	Assembly Instructions	ARM Compiler Instrinsic Frenchions
	CLZ	consigned char_clz (unsigned int val)
	CLREX	void_closex (void)
	CPSIDI	void_disable_ing(void)
	CPSIE I	void_enable_ing (void) void_disable_fiq (void)
	CPSID F	void ensence my ( void)
	CPSIEF.	void_enable_fig(void)
	LDREX/LDREXB/LDREXH	unsigned int_ldrex(volatile void *ptr)
	LORT/LDRBT/LDRSBT/LDRHT/LD	ORSHT unsigned int-ldot (const volatile void *ptr)
	NOP	unsigned int_rbit (unsigned int val)
	RBIT	unsigned int_sort (wisigned int val)
	REV	cursigned int_rev(unsigned int val) unsigned int_ror(unsigned int val, unsigned intshift) unsigned int_ror(unsigned int val)
	ROR	unsigned int_sortunsiqued int sat) int_ssat (int val, unsigned int sat)
	SSAT TO A STANDARD OF THE	11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	SEV	void_sev (void) int_strex (unsigned int val, volatile void *ptr) int_strex (unsigned int val, conet volatile void *ptr)
	STREX / STREXB/STREXH STRT / STRBT / STRHT	void int_stat (unsigned int val, const volatile void pta)
	USAT	void int_strt (unsigned int val, const volatile void *ptr) int_usat (unsigned int val, const unsigned int sat) void_wfe.(void)
	WFE WFI	Life (comid)
	BKPT	in line Assembler
	Ombedata	
ř	-> It is an alternative for	intrinsic functions where it can
	across assembly instruction	s in C-code.
	To i is assessment in low-lovel	sustem control (or) to implement
	JE 15 necessary in autice	system control (or) to implement and to decide to implement it in
	a timing continue	and the detecte to inferior
	assembly for the best perform	nance.
	- In most of ARM C Comp	pilors allow the programmer to include ne assembles.
	assembly code in form of inlin	ne assembler.
	assembly inline assembly	is used but in Real View C Compiler in Thumb-2 technology.
	- Traditionally make assertions	in Thumb-2 bechnology.
	1 1 December 15 Inclu	INON III THE STATE OF THE STATE
	Amailia 3.0, and it supports	the instruction set in Thumb $-2$ .
	Complete:	1 : 4 nous value)
	for example arm word Set Four	Ut Mask (unsigned int heads
	S - asm	MARA TON TIMASK
	// Assembly code here	man value !! write new value to FAULITHISH
	MSR FAULT MASK,	(Roturn to calling program.
	2 BX LR	the instruction set in Thumb-2.  Ut Mask (unsigned int new-value)  new-value // write new value to FAULTMASK  // Return to calling program.
	J	(46)

Cortex Microcontroller Unit (MCU) Software Interface Standard


CMSIS - A Background

The CMSIS was developed by ARM to allow users of the Cortex-M3 to gain the most benefit from all these software microcontrollers solutions, and

- It allows them to develop their embedded application quickly and

reliably.

Standardized Access Interface for Embedded CMSIS provides a



The Cortex-M3 microcontroller are gaining momentum in the embedded application market as more and more products based on Cortex M3 processor and softwares that are emerging.

-> A no. of companies providing embedded software solutions, including codece, data processing libraries, and various softwase

and debug solutions. -> It was started in 2008 to improve software usability and inter-

-operability of ARM microcontroller software.

→ It is integrated into driver libraries provided by silicon vendors.

It provides a standardized software interface for the Cortex-M3 processor features as well as no. of common system and I/o functions.

- The library is also supported by softwares companies including embedded OS an wendors and Compiler vendors.

The aims of CMSIS are -

- improve software portability and reusability.

-> enable software solution suppliers to develop products that can work seamlessly with device libraries from various silicon vandors.

-allow embedded developers to develop software quicker with an

easy-to-use and standardized software interface.

→ allow embedded software to be used on multiple compiler products.

→ avoid device driver compatability issues when using software solutions from multiple sources

Areas of Standardation

The scope of CMSIS involves standardization in the following aseas-

1) Hardware Abstraction Layer (HAL) for Cortex-19 procusor registers-It includes standardized register definitions for NVIC, System Control Block registers, SYSTICK register, Mpuregisters, and a no. of NVIC& core feature access functions.

2) Standardized system exception names-

It allows OS and middle ware to use system exceptions easily with--out compatability issues.

3) Standardized method of header file organization-It makes easier for wers to learn new Cortex MCU and improves software portability.


4) Common method for system initialization -Each Microcontroller Unit (MCU) vendor provides a SystemInit() function in their device driver library for essential setup and configuration, such as initialization of clocks.

5) Standardized intrinsic functions - Intrinsic functions are normally used to produce instructions that cannot generated by IEC/ISO C.


6) Common access functions for communication - It provides a set of software interface functions for common communication interfaces including universal asynchronous receiver/transmitter (VART), Ethernet, and Serial

7) Standardized way for embedded software to determine system clock frequency - Asoftware variable called System frequency is defined in device

driver code.



.




definitions.

The system-{device} h file contains microcontroller specific interrupt number definitions, and peripheral register definitions.

The system Solvice > c file contains a microcontroller specific function called System Init for system initialization.

## Benefits of CMSIS

- The main advantage is much better software portability and reusability, easy migration between different Cortex-M3 microcontrollers.
- -> It allows software to be quickly ported between Cortex-193 and other Cortex-MB processors, reducing time to market.
- → With the CMSIS, their software products can become compatible with device drivers from multiple microcontroller vendors, including future microcontroller products.
- → Without the CMSIS, software should include a small library for Cortex-M3 core functions or develop multiple configurations of their product.



Compiler tool vendor independent.

→ The CMSIS has a small memory foot print (less than 1KB); and → Italso avoids overlapping of core peripheral driver code when rewing software code from other projects.

-> With CMSIS, embedded OS or middle ware can use standardized core access functions in the driver library.

Without CMSIS, embedded OS or middle ware needs to include processor core access functions and might need to include a few peripherals

CMSIS is supported by multiple compiler vendors, embedded software can compile and run with different compilers.

Using Assembly

-It is possible to develop the whole application in assembly langua--ge only for small projects but often much harden for beginners.

+ Using assembles, it is easy to get best optimization but increases

It is extremely difficult to handle complex data structures development time

or function library management.

+> when the Clanguage is used in a project. where the part of the program is implemented in assembly language -

\* Functions that cannot be implemented in C, such as direct manipulat-

-ion of stack data or special instructions that cannot be generated by the C compiler in normal C-code.

\* Timing - critical soutines.

\* Tight memory requirements, causing part of the program to be written in assembly to get the smallest memory size.

The Interface between Assembly and C Assembly code and the C program interact in various situations. for example-

\* When embedded assembly (or inline assembles) is used in

C program code.

\* when C program code calls a function or subsolutine implemented

in assembler in a separate file. \* When an assembly programs calls a C function or subsoutine.

-> For simple cases, when a calling program needs to pass parameters to a subroutine or function, it will use registers RO-R3, where RO is the first parameter, RI is the second, and so on. -> Similarly, RO is used for returning a value at the end of the function.

-> RO-R3 and R12 can be changed by a function or routine whereas the contents of R4-R11 should be restored to the previous state before entering the function,

- It is done by stack PUSH and POP.




```
The first step in Assembly Programming-
The first simple program can be like this-
 STACK_TOP EQU 0x20002000; constant for SP starting value
   AREA Header Code, Code
   DCD STACK_POP; Stack top
   DCD Start; Reset vector
   ENTER; Indicate program execution start here
         Start; Start of main program
               ; initialize registers
    Mov ro, #10; Starting loop counter value
    Mov 71, #0; starting result
               ; calculated 10+9+8,...+1
    loop
        ADD 71, 70; R1 = R1 + R0
        SUBS 70, #1; Decrement RO, update flag ("S" suffix)
                    ; if result not zero jump to loop
     ; Result is now in R1
 dead loop
     B dead boop; infinite loop
                     END of file.
-> This simple program contains the initial stack pointer (SP) value,
the initial program counter (PC) value, and setup registers and then
does the required calculation in a loop.
Fooducing Outputs
- The simplest way to do connect your microcontroller to the outside
  world is to turn on off the LEDS.
-1 One of the most common output methods is to send text messages
To a console.

The interface connecting the computer and embedded product
 development.
For example - a computer running a Windows system with the Hyper -
 Terminal program acting as a console to produce outputs.
```

The Cortex M3 processor does not contain a UART interface, but most it is provided by the Chip manufacturers which differs from various devices.

> Assume that a UART is available and has a status flag to indicate whether the transmit buffer is ready for sending out new data.



A level shifter is needed in the connection because RS 232 has a different voltage level than the microcontroller Ilopins.

other features to help output debugging messages which are implemented on Cortex-M3 processor

semihosting - Depending on the debugger and code library support, semihosting (output displaying output printf messages via a debug probe device) can be be done via debug register in the NVIC.

2) Instrumentation Trace - It provides a trace port and an external Trace Port Analyzer (TPA) is available, instead of using VAKT to output messages.

- The Trace port works much faster than VART and can offer more

data channels.

3) Instrumentation trace via Social-Wire Viewer (SWV) 
It provides an SWV operation mode on the Trace Port Interface Unit (TPIU). It allows outputs from ITM to be captured using low-cost hardware instead of a TPA. It provides limited bandwidth and does not support support large and data transfer.

(54)

```
The "Hello World" Example -
  Program to output a character via UART (where UART is available with
 status flag to indicate the transfer buffer is ready for sending out new
 data:
                      0x4000C000
                EQU
   UARTO_BASE
                      UARTO_ BASE +0x018
   UARTO_FLAG
                 EQU
   VARTO_ DATA
                      UARTO_BASE + 0x000
                 EQU
                                       ; Subproutine to send a character via UART
     Putc
                                       ; Assume character to be sent is in RO
                                       ; Save registers
     PUSH (RI, R2, LR)
                                      ; Get the address of VART Flag
     LDR R1, = UARTO_FLAG
                                      s Get status flag
Wait LDR R2, [R1]
                                      ; Check transmit buffer full flag bit
     TST R2, #0×20
                                     ; If busy then wait until transmit buffer
     BNE Wait
                                     ; is ready
                                     ; otherwise load the address of transmit
           R1, = UARTO_DATA
     LDR
                                     sbuffer in R1
                                     ; output data to transmit buffer
            Ro, [R1]
     STRB
                                     ; Restone registers and Return.
            PR1, R2, PC4
     POP
Note-Register addresses and Bit definitions used have are just examples.
                                message to display device.
 Submoutine to sent the text
                                 ; Submoutine to send text message to UART
                                 ; Assume that the starting address of the text
                                 istring is in R1 and the string is terminated
                                 ; by NULL character
                                 ; Save registers
          PUSH {RO, RI, LR}
                                  Read one character and increment address
          LDRB Ro, [R1], #1
                                   if character is NULL, stop
LOOP
                Ro, EXIT
          CBZ
                                ; Otherwise, output character to VART
                 Putc
                                  Repeat the process for next character
           BL
                 LOOP
           B
                                  Restore registers and Return.
               1 RO, R1, PC 4
EXIT
           POP
```

```
Knogram to display "Hello World"
      STACK_TOP EQU OX20002000;
                                              lie "Hello World" Example
     UARTO_ BASE EQU 0x4000C0001
     UARTO_FLAG EQU UARTO_BASE+0x018
     UARTO_ DATA EQU UARTO_ BASE +0x000
     AREA Header Code, CODE
                             ; Stack Pointer initial value
     DCD STACK_TOP
     DCD Start
                             ; Reset vector
     ENTRY
     Start
                             ; Start of main program
                             ; Initialize registers
          Mov Ro, #0
     MOV R1, #0
     MOV R2, #0
          BL Varto Initialize; Initialize the VARTO
         LDR R1, = HELLO_TXT; Set R1 to starting address of string
         BL Puts
                        ; Infinite loop
Infiloop B Infiloop
       Subroutines ____ Subroutine to send string to UART
                        Assume that the starting address of the text string is in R1 and the string is terminated by NULL character.
      ;-- Puts
        PUSH (RO, RI, LR); Save negisters
 LOOP LDRB RO, [RI], #1; Read one character and increment address
        CBZ Ro, EXIT; If character is NULL, stop
                       ; Otherwise, output character to VART
       B LOOP; Repeat the process for next character
            {RO, R1, PC}; Restone registers and Return
                       ; Submoutine to send a character via UART
     Putc
                       Assume character to be sent is in RO
      PUSH {RI, R2, LRY; Save negisters
       LDR RI, = UARTO_FLAG; Get the address of VART flag
                        ; Get status flag
      LDR R2, [R1]
WALT
            R2, #0x20; Check transmit buffer full flag bit
      TST
       BNE WAIT; If busy then wait until transmit buffer is ready
            RI, = UARTO-DATA; other wise load the address of transmit buffer in RI.
       LOR
      STRB RO, [R1]; Output data to transmit buffer
       POP (RI, R2), PC); Restore registers and Return
           UARTO Initialize
                                 Device specific, not shown here
                                 Return
             BX LR
       HELLO_TXT
       DCB "Hello world In", 0
                               ; Null terminated Hello world string
                               ; End of file
                                                (56)
```

## write a program to display register contents i.e., hexadecimal value.

; output register value in hexa decimal format Puthex ; Assume value to be displayed in RO Save registers {RO-R3, LR7 Save value to be displayed in R1 MOV R1, R0 Starting the display with "Ox" RO, # 0' MOV Putc BL RO, # 'x' MOV Putc BL Initialize iteration counter R3, #8 MOV ; Rotate Offset MOV R2, #28 Rotate data value left by 4 bits (right 28) L1 ROR RI, R2 Extract the lowest 4 bit RO, RI, #OXF AND Convert to ASCII RO, #OXA CMP GE ITE ; If larger or equal 10, then convert to A-F RO, #55 ADDGE ; otherwise convert to 0-9 RO, #48 ADDLT ; Output 1 hex character Putc BL decrement iteration counter SUBS R3, #1 Repeat if iteration counter is not zero BNE L1 ; otherwise restore registers and return. POP (RO-R3, PC) write a program to display register value in decimal. ; Subroutine to display register value in Put Dec ; Assume value to be displayed in RO. Since decimal it is 32 bit, the maximum number of character ; in decimal format, including null termination is 11. ; save register values (RO-RS, LR4 PUSH ; Copy current Stack Pointer to R3 R3, SP MOV ; Reserved 12 bytes as text buffer SP, SP, #12 SUB ; Null character R1, #0 MOV ; Put null character at end of text buffer, R1, [R3, #-1]! STRB pre-indexed ; set divide value to decimal 10 R5,#10 MOV Dh ; R4 = R0/101/ R4, RO, R5 UDIV

```
, R1 = R4 * R10
        MUL RI, R4, R5
                             ; R2 = R0 - (R4 * 10) = remainder
               R2, R0, R1
        SUB
                             ; convert to ASCII (R2 can only be 0-9)
       ADD R2, #48
                             ; Put ASICII character in text buffer, pre-indexed
       STRB R2, [R3, #-1]!
                            ; Set RO = Divide result and set Z flag if R4=0.
       MOVS RO, R4
                            ; If RO(R4) is already 0, then there is no more digit
      BNE
              DL
                             Put RO to starting location of text buffer is Display the result using Puts
             RO, R3
       MOV
             Puts
                             ; Restore Stack location
             SP, SP, #12
      ADD
                             ; Restore registers and Return.
             PRO-R5, PC4
      POP
Write an assembly language program to calculate the sum of 1 to 10
numbers using DATA
STACK_TOP EQU 0x20002000; constant for SP starting value
      AREA | Header Code |, CODE; Gode Area
                            ; Stack top
      DCD STACK_TOP
                            ; Reset vector
      DCD START
                             : Indicate program
      ENTRY
                            ; Start of the main program
START
                             : Initialize iteration counter
      MOV mo, #10
                            ; Sum = 0
      MOV 71, #0
                            ; Sum = Sum + RO
      ADD 71, 70
BACK
                            ; Decrement iteration counter, Ro and update flag
      SUBS TO, #1
                            ; If count not zero continue addition.
      BNE BACK
                            ; Put address of My Data 1 into Ro
     LDR 00, = Sum1
                            ; Store the result in MyDatal
      STR 71, [70]
                            ; Infinite loop
INFILOOP B INFILOOP
      AREA Header Datal, DATA; Data Area
                            ; Memory words reversed to store result of summation
       ALIGN 4
      SUM1 DCD
      SUM2 DCD O
                             ; End of file.
      END
    vent Stack Folder 15 R3
```

VI SEMBE(ECE) - ARM CONTROLLER AND EMBEDDED SYSTEM (15EC62) B-S. BALAJI MODULE-3 EMBEDDED SYSTEM COMPONENTS. An embedded system is an electronic/electro-mechanical system designed to EGST. perform a specific function and is a combination of both hardware and It is unique, and the hardware as well as the firmware is highly specialised to the application domain like howehold appliances, telecommunications, medical equipment, industrial control, consumer products, etc. Embedded Systems vs. General Computing Systems General Purpose Computing System. Embedded System 1) A system which is a combination of a generic hardware and a general purpose 1) A system which is a combination of special purpose hardware and embedded Operating system for executing a varsiety OS for executing a specific set of of applications. applications. 2) It contains a General Purpose Operating System (GPOS). 2) It may or may not contain an operating system for functioning 3) Applications are alterable or programmable by the user. 3) The firmware of the embedded system is pre programmed and it is non-alterable 4) Performance is the key deciding

4) Applications - specific requirements

like performance, power requirements, memory asage etc. are the key

deciding factors.

5) Highly tailored to take advantages of the power saving modes supported by the hardware and the operating

6) Response time requirement is highly critical for time certain catigory of embedded systems like mission critical system.

factor in the selection of the system. Always, 'Faster is Better'.

5) Less Inot at all tailored towards reduced operating power requirements, options for different levels of power management.

6) Response requirements are not time-critical

Embedded System

7) Execution behaviour is deterministic for certain types of embedded systems like 'Hard Real time' systems.

8) Differentiating features: Power, Cost,

Size and Speed

9) Runs a few applications often known at design time

(o) Not end over programmable mayor

(i) Response time requirement is not may not critical.

12) Execution behaviour is deterministic

General Purpose Computing System.

7) Need not be deterministic in execution behaviour.

8) Differentiating features: Speed, cost and software compatability

9) Intended to oun a fully general set

of applications.

(0) End-user programmable.

(1) Response nequirements are not timer critical.

12) Execution behaviour is not determinis-

Classification of Embedded Systems !

Embedded systems can be classified into 4 types. They are

2. Based on Complexity and performance requirements

3 based on deterministic behaviour

4. Based on triggering

1. Based on Generation. - (1) First Generation

-> 8bit microprocessors like 8085 and 780 and 4bit microcontrollers were -> Simple hardwale circuits with firmwale developed in assembly code

-> Example - Digital telephone keypads, Stepper motor control units etc.

→ 16 bit microprocusors and for 16 bit microcontrollers were used to built embedded systems, for 2nd generation -> The produsors / controller instruction set were much more complex and

powerful and also contained embedded operating systems for their operation

Example - Data Acquisition Systems, SCADA systems

(iii) Third Generation

-> With advances in technology, more powerful 32 bit procusors and 16bit microcontrollers are used in these embedded systems with a new concept of application and domain specific processors / controllers like DSPs and ASICS. It has dedicated the and general purpose operating systems.

-> The instruction set of processors became more complex and powerful and

the concept of instruction pipe lining also also evolved.

-> Procusors like Intel Pentium, Motorola 68K gained attention in high Example - Robotics, Media, Industrial process control, networking etc.

(iv) Fourth Generation -

The fourth generation embedded systems are making use of high performance real time embedded operating systems for their functioning. -> The advent of Systems on Chips (soc), reconfigurable procusors and

multicore procusors are boinging high performance, tight integration and miniaturization into the embedded device market.

-> SoC technique implements a total system on a chip by integrating different functionalities with a procusor core on an integrated circuit. Examples - Smoot phone devices, mobile internet devices (MIDs) etc

2. Classification based on Complexity and Performance

> Embedded systems which are simple in application needs and where the performance requirements are not time critical. - Small scale embodded systems are usually built around low performance and Cow cost 8 or 16 bit micro processors/microcontrollers and may or may not contain an operating system for its functioning.

-> Example - An electronic toy.

(ii) Medium-scale Embedded Systems -

- Embedded systems which are slightly complex in hardware and firmware

(software) requirements fall under this category.

-> Medium-scale embedded systems are usually built around medium performance, low cost 16 or 32 bit microprocessors/microcontrollers or

> They Contain an embedded operating system (like general purpose or

real time operating system) for functioning.

(iii) Large-scale Embedded Systems / Complex systems 
The involves highly complex hardware and firmware requirements tall under this californy and used in mission critical applications demanding

high performance.

-> These systems are commonly built around high performance 32 or 64 bit RISC procusors (controllers or Reconfigurable System-on-Chip (RSOC) or multi-core processors and programmable logic devices.

-) It contains a high performance Real Time Operating System (RTOS) for

task scheduling, prioritization and management.

- -> It also contains multiple processors/ controllers and co-units / hardware accelerators for decoding sencoding of media, en cryptographic function implementation and are examples for offloading the processing requirements from the main processor of the system.
- 3. Based on deterministic behaviour

-> Embedded, systems based on deterministic behaviour is applicable for 'Real-Time' eystems. Based on application or task execution behaviour,

it can be either deterministic or non deterministic.

Based on execution behaviour, Real time systems are classified into 'Hard'

real time systems' and 'Soft real time systems!

Tembedded systems which are 'Reactive' in nature can be classified based on the trigger. Reactive systems can be either event triggered or time triggered. example - Industrial control applications. (84) Based on triggering

Major applications areas of Embedded Systems

- Embedded technology has acquired a new dimension from its first generation model, the Apollo quidance computer to the latest radio oranigation system combined with in-car entertainment (infotainment) technology and the microprocusor based "Smart" running shoes launched by Adidas in April 2005.

-> The application areas and the products in the embedded domain are listed

below-

1. Consumer electronics - Camcorders, cameras, etc.

2. House hold appliances - Television, DVD players, Washingmachine, Refrigerator, microwave over, etc.

3. Home automation and security systems - Air conditioners, spoinkless, introduces detection alarmo, closed circuit television cameras, fine alarmo, etc

to Automotive industry - Antilock breaking systems (ABS), engine control, ignition control, systems, automatic navigation systems, etc

5 Telecom - Cellular telephones, telephone switches, handset multipredia applications, etc.

6. Computer peripherals - Binters, Scanners, fax machines, etc. 7. Computer networking systems - Network routers, switches, hubs, firewalls, etc.

8 Health case - Different kinds of scanners, EEG, ECG machines, etc.

9. Measurement & Instrumentation - Digital multi-meters, digital CROS, 10- Banking & Retail - Automatic telle machines (ATM) and currency

11. Card Readers - Barcode, smart card readers, hand held devices, etc.

Purpose of Embedded Systems - Each embedded system is designed to serve the purpose of any one or a combination of the following tasks-

1. Data collection/Storage/Representation 2. Data Communication 6. Application Specific User Interface 5. Control 3. Data (signal) procusing.

1) Data Collection / Storage / Requirements Embedded systems designed for the purpose of data collection performs acquisition of data from the external world. - Data collection is usually done for storage, analysis, manipulation and transmission. - Data can be either analog (continuous) or digital (discrete). It refers all kinds of information, like text, voice, images video, electrical signals and any other measurable quantities. - Embedded systems with analog data capturing techniques collect data directly in the form of analog signals whereas + Embedded systems with digital data collection mechanism converts the analog signal to corresponding digital signal using analog to digital (AID) converters and then collects the binary equivalent of the analog data. The collected data may be stored directly in the system (or) may be transmitted to some other systems or it may be processed by the system or it may be deleted instantly after giving a meaningful representation. -> It is designed for pure measurement applications without storage, used in control and instrumentation domain, collects data and gives a meaningful representation of the collected data by means of graphing graphical prepresentation (or quantity) - The collected data is deleted by when new data arrives at the data collection Analog and Digital CROS without storage memory are typical examples used as measuring equipment used in the medical domain for monitoring > Embedded systems store the collected data for processing and analysis. It without storage functionality incorporates a built-in /plug-in storage memory for storing the capture data. and ameaningful representation of the collected data by visual legisticals Examples -1) Measuring instruments with storage memory and monitoring instruments with storage memory used in medical applications. 2) A digital camera is a typical example of an embedded system with data Images are captured and the captured image may be stored within the memory of the camera. Images are presented to the uses through a graphic LCD unit.

2) Data Communication -

> Embedded data communication systems are deployed in applications ranging from complex satillite communication systems to simple home networking systems.

The data collected by an embedded terminal may require transferring of the same to that some other scytem located remotely

The transmission is achieved either by a wire-line medium or by a wire-less modium.

- Wirea-line medium was the older most common choice in all older days and as technology is changing, wireless medium is becoming the de-facto standard for data communication in embedded systems.

- A wireless medium offers cheaper connectivity solutions and make the Communication link free from the hassle of wire bundles.

-> Data can be either be transmitted by analog means or by digital means. Example - Wireless modulus - Blue tooth, ZigBee, Wi-Fi, EDGE, GPRS etc

and wired-line module (RS232-C, USB, TCP(IP, PS2, etc).

-> Certain embedded system acts as a dedicated transmission unit between the sending and receiving terminals, Aftering special functions like

data packetizing, encrypting, and decrypting.

-> They acts as mediators in data communication and provide various features

like data security, monitoring etc.

> The data (voice, image, video, electrical signals and other measurable Data (Signal) Procusing. quantities) collected by embedded systems may be used for various data The mbedded eystems with signal processing functionalities are employed in applications demanding signal processing like speech coding, synthesis, audio video codec, transmission applications etc.

And Dinter haveing aid in an audio description of the speech coding synthesis, and in a surface to the second codec, transmission applications etc.

Example - Digital hearing aid is an embedded system employing data processing. It improves the heaving capacity of heaving impaired persons.

4) Monitoring -

> Embedded systems are specifically designed for monitoring purpose like embedded products coming under the medical domain are with monitoring functions only

- It is used to determine the state of some variables using input sensors.

It cannot impose control over variables.

Example - i) Electro cardio gram (ECG) machine for monitoring the heart beat

of a patient. It cannot impose control over the heart beat.

The sensors used in EGG are the different electrodes connected to the

patient's body.

2) Embedded systems with monitoring functions are measuring instruments like Digital CRO, digital multimeters, logic analyzers used in Controls Instrumentation applications. It is no There are used to monitor variables like current, voltage etc. They cannot control the variables.

5) Control

-> Embedded systems with control functionalities impose control over some variables ace to changes in input variables.

-> Asystem with control functionality contains both sensors and actuatoss.

-> Sensors are connected to the input port for capturing the changes in environmental variables or measuring variables. The Actuators connected to the output port are controlled acc to the changes in input variables to put an impact on the controlling variable to bring the controlled variable to the specified range.

The contribute of the specified limit for control purpose. \*It contains a room temperature sensing element (sensor) like thermistor.

\* It contains a room temperature sensing up the desired temperature and it is

\* and hand held unit for setting up the desired temperature.


Connected to central embedded unit residing inside the air conditioned through a wireless link or through a wired link.

Through a wireless link or through a wired link.

This compressor acts as a actuator, it controls the current room temperature

and the distored temperature set by the end cises.

Application Specific User Interface Embedded systems comes with application specific used interfaces like buttons, switches, key pad, lights, bells, display anits etc. Example - Mobile phone were used interface is provided through the keypad, graphic LCD module, system speaker, vibration alert etc



- It contains a single chip controller which acts as the master brain of the system. like Microprocessor, Microcontroller, EPGA, ASIC, DSP, Soc etc

-> Embedded hardware (software systems are basically designed to regulate a physical variable or to manipulate the state of some devices by sending some control signals to the Actuators and connected to the O/p ports of the system, in response to the ilp signals provided by the end users or sensors which are

-> Key boards, Push button switches, etc are example for common user interface ilp devices where as LEDS, LCD displays, piezo electric buzzers, etc are examples for common user interface output devices for a typical

The memory of the explem is responsible for holding the control algorithm and other

important configuoations details.

- The memory storing the algorithm or configuration data is of fixed type is Read Only Memory (ROM) and is not available for the end user for modifications and is protected from unwanted user interaction. are OTP, PROM, UVEPROM, EEPROM and FLASH also called as Program Memoly

The system requires temporary memory for performing arithmetic operations or control algorithm execution and their is called as "Working memory"

and or RAM (Random Access Memory).

- Vamous types of RAM like SRAM, DRAM, and NVRAM.

- Depending on the controlling applications, the memory size may vary from a few bytes to Kilobytes or Megabytes.

The core of the Embedded System are classified in to following categories1. General Purpose and Domain Specific Procusors. Core of the Embedded System

1.1. Microprocessors

1.2 Microcontrollers

1.3 Pigital Signal Procussors

2. Application Specific Integrated Circuits (ASICS)

3. Programmable logic Devices (PLDS) 4. Commercial off - the-shelf Components (COTS).

1) General Purpose and Domain Specific Processors.

→ Itis a silicon chip representing a Central processing unit (CPU), which is capable of performing arithmetic as well as logical operations according to predefined

-> The CPU contains the Arithmetic and Logic Unit (ALU), control unit and

working registus.

which requires the combination of other hardware like memory, times unit, and intersupt controller etc for proper functioning. -> It is a dependent unit

-Intel developed the first microprocessor unit Intel 4004 a 46it microprocessor in November 1971.

-> It featured 1k data memory, a 12 bit program counter and 4k program memory,

sixteen 4bit genual purpose registers and 46 instructions.

+) It works with a clock speed of 740 kHz. It is used in Calculators.

> In April 1974, Intel Counched first 8 bit, the Intel 8080 with 16 bit address bus and program counter and seven 8 bit registers (A-E, H,L; BC,DEand HL pairs formed the 16 bit register) for this

-> Intel 8080 was the most commonly used processors for industrial control and

other embedded applications in the 1975s.

+> Intel Motorola also entered introduced a processor-Motorola 6800 with a different architectule and instruction set a inthe market compared to

In 1976, Intel to came up with the approached vision of 8080, Intel 8085 with two newly added instructions, three interrupt pins and serial I/a.

Olock generator and bus controller circuits were built-in and the power supply part was modified to a single +5 V. supply.

In July 1976, Zilog introduced a Z80 processor with the original 8080 architecture and instruction set with an 8 bit data bus and a 16 bit address

It has two sets of index registers for flexible design and also includes 80 more new instructions and it new concept of negister banking by disubling

the the register set. It is capable of executing of all l'instructions of 2080 processor.

-> Procusors based on Harvard architectule Contains Separate buses for program memory and data memory, where as procusors based on Vonneumann architectule shares a single best system bus for program and data

- Harvard architectule and Von-Neumann architectule are the

two common system architectures for processor design.

2) General Purpose Processor (GPP) vs Application-Specific Instruction Set Processor Pentium 4 / AMD Athlon etc. They are produced in large volumes and targeting the market where as the per unit cost for a chip is low Compared to ASICS-The contains Arithmetic Logic Unit (ALU) and Control Unit (CU). -> ASIPS are procusors with architecture and instruction set optimised to Specific-domain/application requirements like network processing, automotive, telecom, media applications, digital signal processing, control applications -> It fills the spectrum between GPPs and ASICS. The need for ASIPS arises when the traditional GPP are unable to meet the increasing application need.
The incorporates a processor and on-chip peripherals, demanded by the application requirement, program and data memory 3) Microcontrollers It is a highly integrated chip that contains a CPU, scratch padRAM, special and general purpose registers arrays, on chip ROM/FLASH memory for program storage, timer and intersupt control units and dedicated I/o posts-The can be considered to as a superset of Microprocessors as it contains all necessary functional blocks for independent working in the embedded domain -) It is cheap, cost effective and are readily available in the market. - Texas Instrument's TMS 1000 is considued as the world's first micro controller. -> This 1000 had 4040, 4 bit procusor duign and added some amount of RAM, program storage memory (ROM) and Ilo support on a single chip, there by which eliminated the requirement of multiple hardware chips for self-functioning. - In 1980, Intel entroduced 8 bit Microcontrolles domain, the 8051 family which is the most popular and powerful microcontroller under the family MCS-51.

embedded applications in the PIC taming mion controllers from micro chip
Technologies.

-> It is a high performance RISC microcontroller complementing the CISC features of 8059. The instruction set architecture of a microcontroller can be either RISC or

- Microcontrollus are designed for either general purpose application or domain specific application or opening specific application or opening specific application or opening specific instruction set processor).

Microprocusor was vs Microcontroller

Micro procusor

1. A Siliconchip organisenting a central procussing unit (CPU) which is capable of performing anithmetic as well as logical operations acc to a pre-defined set of instructions.

2. It is a dependent unit.

3. It requires the combination of other chips like timers, program and data memory chips, interrupt controllers, etc for functioning.

4. Most of the fime general purpose

in design and operation. 5. It doesn't contain a built - in To port

6. The I/O port functionality needs to be implemented with the help of external programmable peripheral interface chips like 8255.

7. Targeted for high end market where Performance is important.

8-Limited power saving options to micro controllers.

## Microcontroller.

A Micro controller is a highly integrated chip that contains a CPU, scratch pad RAM, special and general purpose registers arrays, mchip Rom/ PLASH memory for program storage, times and interrupt control units and dedicated Ilo ports

2. It is a self-contained unit.

3. It doesn't require external interrupt controller, timer, UARTeta, for its functioning-

4. Mostly application-oriented or domain specific.

5. It contains multiple built-in

HO ports.

Ilo ports can be operated as a single 8 or 16 or 82 bit port or as individual port pino.

7. Targeted for embedded market while performance is not so critical. 8. Includes a lot of power saving features-

5) Digital Signal Procusors (DSPs) - DSPs are powerful special purpose 8/16/32 bit microprocessors designed Specifically to meet the computational demands and power constraints like embedded audio, video, and communications applications It is 2 to 3 times faster than the general purpose microprocusors in signal procusing applications. It is a microchip designed for performing high computional operations for "addition", 'subtraction', 'mu lliplication' and 'division' -> DSPs implement algorithms in hardwale which speeds up the execution where GPPs implement the algorithm in firmware and the speed of execution depends primarily on the clock for the purpose processors. The Tet consists of the following key units -Program Memory - Memory for storing the program required by DSP to Data Memory - Working memory for storing temporary variables and data /sing. signal to be processed. Computational Engine - Performs the signal processing in accordance with the stored program memory.

It consists of specialised and anothmetic units and each of them simultanes ously to the increase the execution speed and also multiple hardwale shifters for shifting operands and saves execution time. I/O Unit - Act as an interface blow the DSP and outside world. It is used for capturing signals to be procused and delivering the processed Examples - Audio-video signal processing, tele communication and multimedia - It employed large amount of real time calculations like Sum of Products (SOP) calculation, convolution, fast fourier transform (FFT), Discreti fourier transform etc:

Processors / Controllers RISC VS CISC CISC (Complex Instruction Set RISC (Reduced Instruction Set Computing). Computing) 1. Greater no of instructions. 1- lesser no. of instructions 2. Genually no instruction pipe linging 2. Instruction pipelinging and increased execution speed. featule 3. It has non-orthogrnal instruction 3. It has nothogonal instruction set 4. It allows operations to be performed on register or memory depending on the instruction. 4. It allows each instruction to operate on any register and use any addressing mode. 5. Limited no of general purpose 5. A large number of registers are registers. available Instructions are like macros in 6. Programmer needs to write more code Clanguage. A programmer can achieve the desired functionality with to execute a task since the instructions a single instruction which in turn provides the effect of using more simples single instructions in RISC. are simpler onus. 7. Variable length instructions 7. Single, fixed length instructions 8. More silicon wage since more 8 Less silicon usage and pincount additional decoder logic is required to implement the complex instruction 9. Can be Harvard or Von-Neumann 9. With Harvard architecture Architectule. Ve Von-Neumann Processor/Controlle Architecture Harvard Von-Neumann Architecture Harvard architecture Princeton Architecture CPU | Memory CPU K Single shared bus

	Harvard architecture Von-Neumann architecture
	2. Separate buses for Instruction and 2: Single shared bus for instruction and data fetching
	3. Easier to pipeline, so high performance 3. Low performance compared to
1	
	4. It is comparatively high cost 5. It allows self modifying codes problems  6. Determinent of Descriptions
	problems and Down memory and Down memory
	problems  b. Signe data memory and program 6. Data memory and Program memory memory are stored physically are stored physically in the same in different locations  There is above the accidental
	in different locations chip.
	or The is no chances has a suidoutal ! will is chances got accounted
	Corruption of program memory.
2	Endian Brancor C /Controllers
8)	Big - would vis the order in which the data is stored in the memory
Luz.	Findianess Specifies the order in which the data is stored in the memory by processors operations in a multipyte system (processors whose word size is by processors whose word size is
	by processor operations in a munity of
	greater than one byte).
	1) little-endian means the lower-oracle by a of the water high get address.
	greater than one byte).  1) Little-endian means the lower-order byte of the data is stored in memory  at the lowest address, and the higher-order byte at the higher address.  The little end comes first.
	The little end comes first.  The little end comes first.  Byte 2 Byte 1 Byte 0 will be stored in the
	Since will be shout Ima integer Byte 3 Byte 2 Byte 1 Byte O Will be shorted integer byte 3 Byte 2 Byte 1 Byte O Will be shorted integer byte 3 Byte 2 Byte 1 Byte O Will be shorted in the
	The little end comes first.  The little end comes first.  For example- a 4 byte long integer Byte 3 Byte 2 Byte 1 Byte 0 will be stored in the memory as shown below.  Byte 0 0×20000 (Base address)
	Date of Description
	by 200 A2 (Base accounts)
	Data Address + 3 Byte 3 Byte 3 0x20003 (Rase active
	I by I have so chored in memory
	2) Big-endian means the higher order byte the data is stored in memory at the lowest address, and the bower-order byte at the highest address.  The big end comes first.
	> The big end comes first.
	CONTRACTOR

for example, a 4 byte long integer Byte3 Byte2 Byte1 Byte0 will be stored in the memory as follows-


0×20000 (Base address) Byte 3 Bytes Base Address to 0x20001 (Base address+1) Base Address +1 Byte 2 Byte 2 0×20002 (Base address+2) Base Address +2 Byte 1 Byte 1 0×20003 (Base address+3) Base Address +3 Byte O Byteo

Load Store Operation and Instruction Pipelining

In RISC processor, the memory access related operations are performed by special instructions load and store.

-> If the operand is specified as memory location, the content of it is loaded to a register using the load instruction. The instruction store stones data from a specified register to a specified memory location.

-> The concept of Load Store Architectule as shown in figure.



Suppose x, y, and z are memory locations and to add the contents of x andy store the result in location z. Using the load store architecture is achieved with h instructions.

The first instruction load R1,x loads the register R1 with the content of memory location x, the second instruction load R2, y loads R2 with the content of memory location y.

The add R3, R1, R2 adds the content of registers R1 and R2 and stores the result in register R3.

The next instruction stone R3,2 stones the content of register R3 in memory location.

Instruction Pipe lining

- It refers to the overlapped execution of instructions. where the normal program execution flow indicates to fetch the next instruction to execute, while decoding and executing execution of the current instruction is in progress. - Depending on the stages involved in an instruction (fetch, read register and decode, execution instruction, access an operand in data memory, write back the result to register, etc.) there can be multiple levels of instruction pipelining

-> The concept of Instruction pipe lining for single stage pipelining-

Clock pulses  LTLTLT  Machinetycle 1		Clock pulses LILILILIU Machine cycle3
Fetch (PC) Execute (PC-1)	Fetch (PC+1)	doing on the
	Execute (PC)	Petch (PC+2)
	1	Executi (PC+1)

Application Specific Integrated Circuits (ASICs) -> Application Specific Integrated Circuit (ASIC) is a microchip designed to perform a specific or unique application It is used as replacement to conventional general purpose logic chips

It integrates all functions into a single chip and reduces the system develop--> It consumes a very small area in the total system and helps in the designe of smaller eystems with high capabilities / functionalities. > It can be fabricated for a special application (or) custom fabricated by using the components from a re-usable 'building block'. library of components for a particular customer application.

PRSIC based systems are profitable only for large volume commercial productions where its fabrication requires anon refundable initial investment for the process technology and configuration expenses.

-) It is a one-time investment also called as Non Recurring Engineering

Charge (NRE)

-> It it is borne by a third party, ABIC is referred as Application Specific Standard Product (ASSP) is made openly available in the

but to a smaller no. of oustomers since it is for a specific application.

Example ADE 7760 Frame makes no. 1 Example - ADE 7760 Energy metre ASIC developed by Analog Devices for Programmable Logic Devices energy metreing applications.

-> Logic devices provide specific functions, including device-to-device interfacing, data communication, signal processing, data display, timing and control operations, and other functions a system must

-> It can be classified in to two categories - fixed and poo grammable

→ fixed logic devices are circuits with permanent and fixed logic which cannot be changed. They perform one function or set of functions - once manufactured, In they cannot be changed.

-> Programmable logic devices (PLDs) offers a wide range of logic capacity, features speed, and voltage characteristics and can be re-configured

to perform any no. of functions at any time. A design can be quickly programmed into a device where it isses inexpensive software tools to quickly develop, simulate and test their designs as a live circuit.

designs as a the live circuit. It will be used for prototyping the same PLD as the final production of a piece of end equipment such as a network router, a DSL moder, a DVD player, or an automotive navigation system. No NRE costs and final design is completed much faster than that of a custom, fixed or logic device

The benefit is durat of using PLDs, during the design phase, customers can change the circuitry as often as until the design operates to their salisfaction.

-> PLDs are based on re-contable memory technology-to change the design,
the device is simply reprogrammed.

CPLDs and PPGAs

The major types of Programmable logic devices are field Programmable Galt Arrays (PPGAs) and Complex Programmable Logic Devices (CPLDs).

PPGAS Offers the highest amount of logic density, the most features,

and the highest performance.

-> It also offer features such as built-in-hardwired processors ( like IBM Power PC), Substantial amounts of memory, clock management system and support for many of the latest, very fast device to-device signaling technologies.

> FPGAs are used in a wide variety of applications ranging from data processing and storage, to instrumentation, telecommunications, and

digital signal processing

> FPGAs are especially popular for prototyping ASIC designs where the designer can test his design by downloading the design file into an

→ After the design is set, thardwired chips are produced for faster

performance Example - Xi linx Virtex m provides eight million "system

performance Example - Xi linx Virtex m provides eight million" system

gatus the relative density of logic - up to about 10,000 gates.

→ CPLDs Offer much smaller amounts of logic - up to about 10,000 gates.

- It offer very predictable timing characteristics and it is ideal for

Example - Kilinx Gol Runner Tm require extremely low amounts of power and very inexpensive; and

It is ideal for cost-sensitive, battery operated, portable applications Such as mobile phones and digital handheld assistants.

Advantages of PLDs

1) It offers customers much more flexibility during the design cycle.
2) It do not require long the lead times for prototypes or production

3) It do not require customers to pay for large NRE costs and purchase

4) It allow austomers to order just the no. of parts they need, when they need them allowing them to control inventory to avoid short of parts & face production 5). It can be reprogrammed even after a piece of equipment is shipped to a customer delays. Commercial Off - the Shelf Components (COTS)

-) It is a product which is used 'as-is' & are designed in such a way to provide easy integration and interoperability with existing system

components.

-> It may be developed around a general purpose or domain specific procusor or an Application Specific Integrated circuit or a

programmable logic device.

The major advantage is that they are readily available in the markets are low cost and a developer can cut down his/her development time to a great extent.

- It reduces the time to market your embedded systems.

Examples - TCP/IP plug-in module available from various manufactures like 'WIZnet', 'Freescale', 'Dynalog', etc

OTS hardware unit are remote controlled car control units including

the RF circuitry part, high performance, high frequency micro wave electronics (2-200 GHz), high bandwidth ADC, devices and components for operation at very high temperatures, electro-optic IR imaging my arrays, UV/IR Detectors.

- Network plug-in module gives TCP/IP connectivity to the system design which is developed and no need to design and write the

firmware for the TCP/IP protocol and data transfer.

Multiple vendors supply cots for the same application, the major problem faced by the end user is that these are no operational and manufacturing Standards

The major drawback of COTs used in embedded system disign is that Manufacturer of the COTs component may withdraw the product or discontinue the introduction when there is a rapid change in technology occurs and it adversely affects a commercial manufacturer of the If the other water of the could pake the sound pa embedded system. these countries to retail investory to which there .

But con it solve the mine I a so to so piece of the part is shifted to a continue

in proble and who were at a receipting with existing

exercise at very sign the product, all transplicable marging and

were plug-in models about the compatibility to the space

Memory

→ It is an important part of processor/controller based embedded systems.

→ Processor/controllers contain built-in and this memory is referred as

-> It does not contain any memory inside the chip and requires external memory to be connected with the controller / processor to store the control algorithm called as Program Storage Memory. (67) off-chip memory. (ROM)


-> It also needs some working memory is required for holding data temporarily during certain operations. It is calle das RAM. (Random Access Memory),

1) Read Only Memory (ROM) (or) Rogram Storage Memory (

The program memory or code storage memory of an embedded system stores the

→ The It retains its contents even after the power to its is two edoff. It is known -> They are classified in to the following types depending on the fabrication,

erasing and programming



This a one-time programmable device. It uses hardwired technology for (i) masked ROM (MROM) storing data It is permanent in bit storage, it is not possible to alter the bit information. -> It is factory programmed by masking and metallisation process at the

time of production as per the data provided by end user.

-> The primary advantage is low cost for high volume production. They are deast expensive type of solid state memory. - The limitation is the inability to modify the device firmwave against firmware upgoades-

Different mechanisms are used for the masking procus of the Rom, like 1) Creation of an enhancement or depletion mode transistor through channel implant. 2) By creating the memory cell either using a standard transistor or a high threshold transistor In the high threshold mode, the supply voltage orequired to twon ON the transistor is above the normal Rom I coperating voltage. -) It ensures that the transistor is always off and the memory cell stores always logic 0. (ii) Programmable Read only Memory (PROM) / One Time Programmable Memory -9 One Time Programmable Memory (OTP) or PROM is not preprogrammed by the manufactures. The end used is responsible for programming these dwices. -) It has nichrome or polysilicon wires arranged in a matrix. It can be -> OTP is widely used for commercial production of embedded exeterns functionally viewed as fuses. as it is low cost solution and the code is finalised -> It cannot be reprogrammed

-> Programmer programs by selectively burning the fuses according to -> Fuses which are blown/burned represents a logic "1" where as fuses which are blown/burned represents a logic "0". → The default state is logic "1". (iii) Erasable Programmable Read Only Memory (\*EPROM) → It gives the flexibility to re-program the same chip where in the development phase of the code is subject to continuous changes and it is economical. ) It stores the bit information by charging the floating gate of an FET. through applying high voltage to charge the floating gate. -> It contains a qualtz window crystal window for erasing the stored information; when exposed to UV says erases dence for a fixed duration of 20 to 30 minutes, entire memory will be exased. -s It is a tedious and time- consuming process.

(iv) Electrically Erasable Programmable Read only Memory (EEPROM). It can be altered by using electrical signals at the register/Byte. level. -> It can be evased and reprogrammed in-circuit where it the chip includes a chip exare mode and exases the memory in a few milliseconds. -) It provides greater flexibility for system design. - It has limited capacity when companed with the standard Rom (a few kilobytus). (v) FLASH -> It is the latest R and most popular ROM technology.

-> It combines the re-programmability of EEPROM and the high capacity of standard Roms. -> It is organised as no sectors (blocks) or pages. -> It stores information in an array of floating gate of mosfet Transistors.

-> The excerasing of memory can be done at sector level or page level without affecting the other sectors or pages. Teach sector frage should be exased before ne-programming. The typical erasable capacity of FLASH is 1000 cycles. 2) Read-Write Memory ( Random Access Memory (KAM) -> It is the data memory or working memory of the controller / processors where it can controllers / Processors can read or write from it.

-> It is volatile means when the power is turned off all the contents are dustroyed. > RAM is a direct access memory which is in contrast to the Sequential Access

Memory (SAM), while the desired memory location is accessed by either traversing through the entire memory or through a 'seek' method. -) It is classified into three types - Static RAM (SRAM), Dynamic RAM (DRAM) and non-volatile RAM (NURAM). Meniory (RAM)

(i)Static RAM (SRAM) - It do stores the data in the form of voltage. They are made up of flip-flops-This the fastest form of RAM available.

The fastest form of RAM available.

SRAM cell is realised using six transistors (or 6 MOS FETS). Rourd the transistors are used for building the latch (flip-flop) part of the memory cell and two for controlling the access. -> SRAM is fast in operation due to its orsistive networking and switching Minutisa SRAM Cell capabilities. SRAM cell implementation Read control BitlineB Bit line B1 92 (E) Yes (E) 84 -) It is clear that access to the memory cell is controlled by the woodline, which controls the access transistors Q5 and Q6. -) The access transistors control the connection to bit lines B&B1. In simpler form can be visualised as two-cross coupled invertees with - The four transistors in the middle form the cross-coupled invetters. -> Towrite a value to the memory cell, apply the desired value to the bit 60 control lines (For writing = 1, make B=01 and B=0; for writing = 0, make B=0 and B=1) and assert the word line (make the word line high). -> For reading the content of the memory cell, assert both B and B) bit lines to I and set the word line to 1. -> The major limitations of SRAM are low capacity and high east. (ii) Dynamie RAM - It stores data in the form of charge and one made upof

Mos transistors gates.


The advantages are its high density and low cost compared to SRAM.

The advantages is information, stored as charge it gets leaked off with the disadvantages is information, stored to be refreshed periodically.

The and to prevent this they need to be refreshed periodically.

implementation DRAM Cell

Bit line B



-> Special circuits called DRAM controllers are used for the refreshing

The refresh operation is done periodically in milliseconds interval.

-> The MOSFET acts as the gate for the incoming and outgoing data where as the capacitor acts as the bit storage unit.

Comparison SRAM cell V/s DRAM cell

SRAM Cell 1. Made up of 6 cmos transistors (MOSPED) 1. Made up of a MOSFET and a capacitor

2. Doesn't require refreshing

3. Low capacity (less dense)

4. More expensive

5 - Fast in operation - Typical access time is long.

DRAM cell

2. Requires refreshing 3. Highly capacity (Highly dense)

4. Less expensive

5. Slow in operation due to refresh requirements. Typical access time is

a write operation is faster than read

NVRAM - Non-volatile RAM is a random access memory with battery backup.

- It contains static RAM based memory and a minute battery for providing Supply to the memory in the absence of the external power supply.

-> The memory and battery are packed together in a single package

- It is used for the non-volatile storage of results of operations or for selling ap up of flags etc.

- The life span of NVRAM is expected to around loyeals

Memory according the to the type of Interface 
The interface of memory with the processor controller can be various types like a parallel interface (where parallel data lines of (DO-DT) for an 8 bit processor (controller will be connected to DO-DT of the memory).

(2 dine serial interface). (2 dine serial interface). the interface may be a serial interface like I<sup>2</sup>C<sub>R</sub>, SPI (2+n line interface where n stands of the total no of SPI device in the system). -) It can also be a single cuire interconnection (1-wire interface) -> Social interface is commonly used for data storage memory like EEPROM. The memory density of a social memory is usually expressed in terms of Kilobits whereas a parallel interface memory is expressed interms of kilobylis. Example - Atmil A724C512 has social memory with capacity 512 kilobits and 2-wire interface. Hemony (Rom) is very slow (120 to 200 ns) compared to the execution from random access memory (40 to 70 ns) -> RAMaccess is about three times as fast as ROMaccess. - Shadowing of memory is a technique of adopted to solve the execution speed problem in processor-based systems. In Computer systems, there will be a configuration holding Rom called Basic Input Output Configuration ROM (or) Simply BIDS. -) BIOS stones the hardware configuration information like the address signal assigned for various serial ports and non-plug 'n'play devices etc. -> It is read operation and the system is configured acc to it dissing system boot up. It is time consuming.

The manufacturers included a RAM behind the logical layer of BIOS at its same. address as a shadow to the BIOS and the first step is to copy the BIOS to the shadowed RAM and write protecting the RAM then disabling the BIOS meading the host up The High system performance, it should be accessed from a RAM instead of accessing from a ROM. RAM is rotable and it cannot hold the configuration data which is apied from BIOS when the power supply is switched off. Only a ROM can hold it

Memory Selection for Embedded Systems

-> Embedded systems require a program memory for holding control algorithm or embedded OS, data memory for holding variables and temporary data during task execution, and memory for holding non-volatile data which are modifiable by the application (or) program memory which is non-volatile as well unalterable by the user

-> The memory requirement for an embedded systems in pterms of RAM and ROM (PLASH/EEPROM)/NVRAM) is dependent on the type of the

embedded system design.

- Imbedded system designed using SOC or a microcontroller with on-chip RAM and ROM (EEPROM/FLASH), depends on the application needs the on-chip memory may be sufficient for designing the total system.

The a rule of thumb, identify your system requirement and based on the

type of procusor used for the dwign, take a decision on whether the on-chip memory is sufficient or external memory is required.

Example - a simple electronic toy design where as the complexity of requirements are less and data memory requirement ale minimal shome where a Microcontrolle with a few bytes of the internal RAM, a few Kilobytes

of FLASH and a few bytes of EEPROM is used for disigning the system. -) A PIC microcontroller device which satisfies the Ilo and memory

> In RTOS based embedded system duign, it requires certain amount of RAM for its execution and Rom for storing the RTOS image whole the image of RTOS is a binary adde for RTOS & Keenel containing all its sesuices is stored in a non-volatile memory (FLASH memory) as

either compressed on non-compressed data. > During the boot up of the device, the RTOS files are copied from the program storage memory ("Rom), decompressed if required and then loaded to the

The supplier of RTOS gives a sough estimate on the orun time RAM requirements for the RTOS.

-> Memory chips comes in standard sizes like 512 bytes, 1024 bytes (1kilobyte), 2048 bytes (2 Kilo byte), 4Kb, 8Kb, 16Kb, 32Kb, 64Kb, 128Kb, 256Kb, 512Kb; 1024Kb (1 mega byta)etc.

In case of an embedded system requires only 750 bytes of RAM, there is no choice of getting a memory chip with a size of 750 bytes, the only option to get is to select the memory chip with a size closed to the size needed -> Example 1024 bytes is not possible as 750 bytes is the minimum requirements.

FLASH memory is the popular choice of ROM (program memory) and is a powerful and cost-effective solid-state storage technology for mobile electronics devices and other consumer applications.

Jt has two types - NAND PLASH and NOR FLASH.

-> NAND FLASH is a high density bowcost non-volatile storage memory. > NOF FLASH is loss dense and slightly expensive and it supports the Execute in Place (XIP) technique for program execution.

The XIP technology allows the execution of code memory from Rom

itself without the need for copying it to the RAM.

NAND Flash doesn't support XIP and it it used for storing program code

how the first support XIP and it is bout land on for our Storing copying and executing the program code.

NOR Flash supports XIP and it can be used as the memory for bootloader or storing the complete program code.

or storing the complete program code. serial or parallel interface serial interface and FEPROM data storage memory is available as chip. The processor [controller of the dwice supports the amount of data to write and read to and from the device is less, it is better to have a serial EEPROM chip.

It saves the address space of the total system.

The transfer EEPROM memory capacity is usually expressed in bits or kilobits

like to like 1 k to a continuous capacity is usually expressed in bits or kilobits like 512 bib, 1Kbib, 2Kbib, 4Kbib etc.

### SENSORS AND ACTUATORS

## Sensors

A Sensor is a transducer device that converts energy from one form to another for any measurement or control purpose.

# Actuators

Actuator is a form of transducer device (mechanical or electrical) which converts signals to corresponding physical action (motion). It acts as an output devide.

The Ho Subsystem

- The Yo Subsystem of the embedded system facilities the interaction of the embedded system with the external world.

- It is the interaction happens through the sensors and actuators connected to the input and output ports respectively of the embedded system.

The sensors may not be directly interfaced to the input ports, instead they may be interfaced through signal conditioning and translating systems like ADC, optocouplers, etc.

In Embedded Systems, Sensors and Actuators used and the Ilo Subsystems to facilitate the interaction of embedded systems

with external world.

-> LED is an important device output device for visual indication in an LIGHT EMITTING DIODE (LED)

-> It can be used as an indicator for the status of various signals or signals. examples - 'Device ON', 'Battery low' or 'Charging of battery'

-> It is a p-n junction diode where it contains an anode and a cathode.


-> The LED interfacing circuit

4 The anode terminal should be connected to tre terminal of the supply voltage and

\* cathode terminal should be connected to -ve terminal of the supply voltage.

\* The current flowing through the LED must be limited to a value below the maximum current that it can conduct.

\* A resistor is used in series between the power supply and the LED to limit the current through the



LEDS can be interfaced to the port pin of a processor/controller in 2 ways -

In the first method, the anode is directly connected to the port pin

and the post pin drives the LED.

\* In this approach, the port pin 'sources' current to the LED, when the port pin is at logic High (Logic'1').

port pin driver of the cathode processor/controller and the anode to the supply voltage through a current limiting resistor.

\* The LED is turned ON when the port pin is at logic 'Low'


(Logic '0'). Here the port pin 'sinks' current.

7-segment LED Display -

-> It is an output device for displaying and alpha numeric characters.

-> It contains 8 light-emitting diode (LED) segments arranged in a special form. Take used for displaying alpha numeric characters and I is used for decimal representing decimal point in decimal humber displays humber display

7-Segment LED Display



→ It is a popular choice for low cost embedded applications like, Public telephone call monitoring devices, point of sale terminals, etc.


→ The LED segments are named Ato G and the decimal point LED segment is named as DP. It should be lit accordingly to display

→ for example - for displaying the number 4, the segments F, G, B

→ All these 8 LED segments need to be connected to one port of the processor/controller for displaying alpha numeric digits.

→ It is available in 2 different configurations — Common anode and


Common Cathode.



and signal intensification, etc. - Optocouplers can be used in either input circuits or in output circuits.

- It is used to isolate the input circuit and output circuit of an

embedded system with a microcontroller as the system core.



Relay -> It is an electro-mechanical device which contains a relay coil made up of insulated wire on a metal core and a metal armature with one or more contacts. - It acts as dynamic path selectors for signals and power -> It works on electromagnetic principle. When a voltage is applied to the relay coil, currents flows through the coil, which generates a magnetic field. -> The magnetic field attracts the armature come and moves the contact point. - The movement of the contact point changes the power/signal flow path. Relay configurations in terms of Single Pole Single Throw. Relay Coil Single Pole Single Single pole single Single pole double throw throw (normally closed ( normally open Relay is energised) Relay is 'de-energised) -> The Single Pole Single Throw configuration has only one path for information flow The path is either open or closed in normal Condition. -> For Single Pole Double Throw relay, there are two paths for information flow and they are selected by energising or de-energising the relay. Transistor based Relay driving circuit -- The relay is normally controlled using Port a relay driver circuit connected to pin port pin of the processor/controller. -> A transistor is used for building the relay driver circuit.

- -> A free-wheeling diode is used for free-wheeling the voltage produced in the opposite direction when the relay coil is de-energised. -> The free-wheeling diode is essential for protecting the relay and the transistor.
- Industrial relays are bulky and requires high voltage to operate. Reed relays are used in embedded applications requiring switching of low voltage DC signals.

# PIEZO BUZZER

- It is a piezoelectric buzzer device for generating audio indications in embedded application. It contains a piezoelectric diaphragm which produces audible sound in response to the voltage applied
- -> Self Driving and External Driving are two types of Flezo electric buzzers.
- -) Self Driving' circuit contains all the necessary components to generate sound at a predefined tone.

It will generate a tone on applying the voltage.

- 'External Driving piezo buzzers' supports the generation of different tones. The tone can be varied by applying a variable pulse train to the piezo electric buzzer.

A Piezo buzzer can be directly interfaced to the port pin of the procusor / controller using a transistor based driver circuit (like in case of Relay) depending up on the driving current requirements.


-> It is an input device. Rush button switch com has two configurations Push Button Switch -

- Push to Make' and 'Push to Break'.

-> In 'Push to Make' configuration, the switch is normally open in the open state and it makes a circuit contact when it is pushed or pressed. -> In 'Rush to Break' configuration, the switch is normally in the closed state and it breaks the circuit contact when it is pushed or pressed.

- The push button stays in the 'closed' or 'open' state as long as it is kept in the pushed state and it breaks (makes the circuit Connection when it is released.
- It is used as preset and start switch and pulse generator. It is also used for generating a momentary pulse.

Push button switch configurations.



- + It is normally connected to the port pin of the host processor/
- -> Based on the interface blow the puch button switch and controller, it can generalit either a 'HIGH' pulse or a CLOW'pulse.

COMMUNICATION INTERFACE

- -> It is essential for communicating with various subsystems of the embedded system and with the external world. -> Communication Interface can be classified in two types as
- 9) Device/board level communication level interface

(Onboard Communication Interface)

ii) Product level Communication Interface (External Communication Interface)

> Embedded product is a combination interface of different types of Components (chips (devices) arranged on a printed circuit board (PCB). -> The communication channel which interconnects the various interconnects

within an embedded product referred to as On board Communication Interface like Serial interfaces like I2C, SPI, VART, 1- wire and Parallel bus interface.

+> External Communication Interface (Product Well Communication Interface) is responsible for data transfer between the embedded system and other devices or modules.

→ It can be either a wired media or a wireless media and it can be a serial or a parallel interface.

-> Infrared (IR), Blue tooth (BT), Wireless LAN (Wi-Fi), Radio frequency waves (RF), GPRS, etc. are examples for wireless communication interface.

→ RS232/RS-422/RS-485, USB, Ethernet IEEE 1394 port, Parallel Port, CF-II interface, SDIO, PCMCIA, etc., are examples for wired interfaces.

- -> It refers to the different communication channels / buses for interconnecting the various integrated circuits and other peripherals within the embedded system.
- 1) Inter Integrated Circuit (I2C) Bus
- -> It is a synchronous bidirectional half duplex (one-directional Communication at a given point of time) two wire sevial interface bus.
- -) It was developed by 'Philips semiconductors' in 1980s; to provide an easy way of connection between microprocessor/microcontroller system and the peripheral chips in television sets.

-> It comprise of two bus lines - Serial Clock-SCL and Social Data-SDA.

→SCL line is responsible for generating synchronisation clock pulses and

SDA is responsible for transmitting the social data across devices. -> I2C bus is a shared bus eystem to which many number of I2C devices

can be connected where it acts as either 'Master' device or 'Slave' device.

-> The 'Master' device is responsible for controlling the communication by initiating I terminaling data transfer, sending data and generating

necessary syn synchronisation clock pulses. I slave ' devices wait for the channels commands from the master and respond

-> "Master" and 'Slave' devices can acts as either Transmitter or Receiver.

- It supports 3 different value - Standard mode (Data value up to look bity/sec (100 kbps)), Fast mode (Data rate up to 400 kbits/sec (400 kbps)) and High speed mode (Data rate upto 3.4 Mbits/sec (3.4 Mbps)).

> The sequence of operations for communicating with an I'C slave device-


1) Master device pulls the clock line &CL) of the bus to HIGH.

2) The Master device pulls the data line (SDA) (LOW, When the SCL line is at logic 'HIGH' (Start condition)

3) The master device sends the address (7 bit or 10 bit wide) of the 'slave'

device to which it wants to communicate, over the SDA line.

4) The master durice sends the Read or Write bit (Bit value = 1 Read operation; Bit value = 0 write operation) according to the requirement.



5) The moster device waits for the acknowledge bit from the slave device whose address is sent on the bus along with the Read/write

6) The Slave device with the address requested by the master device responds by sending an acknowledge bit (Bit value = 1) over the SDA line.

7) After neceiving the acknowledge bit, the master device sends the 8bit data to the slave device over SDA line, if the requested operation is 'write to device'.

(or) the slave device sends data to master over the SDA line where the requested

8) The master device waits for the acknowledgement bit from the device upon byte transfer complete for a write operation and sends a acknowledge ment bit to the Slave device for a read operation (9) The master device terminates the transfer by pulling the SDA line 'HIGH' when the clock line SCL is at logic 'HIGH'. (Stop condition).

09 Serial Peripheral Interface (SPI) Bus -- It is synchronous bidirectional full duplex four wire serial interface bus and was introduced by Motorola. -> It is a single master-multi slave system, where device can be master provided the condition only one master device is active at any given point of time It requires four signal lines for communication. They are \* Master Out Slave In (MOSI): Signal line carrying the data from master to slave device. It is also known as estave Input / Slave Data In (SI/SDI) \* Master In Slave Out (MISO): Signal line carrying the data from slave to master device. It is also known as Slave Output/Slave Data Out (SO/SDO). Signal line carrying the clock signals. Clock (SCLK) Signal line for slave device select. It is Select (SS) \* Seave Mosi an active low signal. MISO MOSI Slave 1 SPI Device Master (Serial EEPROM) (Microprocusor/ Controller Slave 2 331 SPI Device SS 2 → The moster device is vesponsible for generating the clock signal. It selects the required slave device by asserting the corresponding slave device's slave select signal 'LOW'. - It works on a the principle of "Shift register". The master and slave devices contain special shift register for the data to transmit or receive. - The size of the shift register is device dependent and it is a multiple of 8. -> The serial, toansmission of data is fully configurable and contains a certain set of registers for holding these configurations. - The control registers of Serial ph peripheral holds configuration parameters like master/stave device selection, bandrate selection for communication, and clock signal control etc.

10 The status register holds the status of various conditions for transmission and neception. -> During Transmission from the master to slave, the data in the master's shift oregister is shifted out to the MOSI pin and it enters the shift register of the slave device through the MOSI pin of the Slave device. At the same time the shifted out data bit from the slave devices shift negister enters the shift register of the master device through MISO pin. 3) Universal Asynchronous Receiver Transmitter (UART) This an asynchronous form of social data transmission and does not require a clock signal to synchronize the transmitting end and The social communication settings (Baudrate, number of bits, per byte, parity, no. of start bits and stop bit and flow control) for both transmitter and receiver should be set as identical. The start and stop of communication is indicated through inserting special bits in the data stream. While sending a byte of data, a start bit is added first and a stop bit is added at the end of The 'start' bit informs the receiver that a data byte is about to arrive. The receiver device starts polling its receive line as per the bandrate settings. TXD: Transmitter line TXD UART TXD RXD: Receiver line RXD

The parity is enabled for communication, UART Transmitting device adds a parity bit (In the transmitted bit stream, bit=1, odd no. of 1's; bit=0, even no. of 1's.

The UART of the received parity bit for error checking.

Compares it with the received parity bit for error checking.

The Receiver discalds the 'Start', 'Stop' and 'Parity' bit from the received bit stream and the received serial data to a word.

To provides hardware handshaking signal support for controlling the serial

+5 It provides hardware handshaking signal support for controlling the serial data flow. (40)

4) 1- Wire Interface -This an asynchronous half duplex communication protocol developed by Maxim Dallas Semiconductor and also known as Dallas 1-wire -> I wire bus consists of a single signal line (wire) called DQ for communication and follows the master-slave communication model protocol. -> It allows the power to be sent along the signal wine as well. Port pin Slave-1 1-wire device Battery Monitor Master (Microprocessor/ Controller) Slave-2 1-wire device +> The 1-wire supports a single master and one or more slowe +> tach device contains a globally inpute unique 64 bit identification number stored within it. -> The identifier has three parts - an 8 bit family code, a 48 bit serial number and an 8 bit CRC computed from the first 56 bits. -> The sequence of operation for communicating with a 1-wire slave 1) The master device sends a 'Reset' pulse on the 1-coire bus. 2) The slave device(s) proesent on the bus respond with a 'Presence' pulse. 3) The master device sends a ROM command (64 bit address of the device). It addresses the slave device (s) to which it wants to initiate a 4) The master device sends a read/write function command to read/write Communication.

5) The master initiates a Read data/write data from the device or to the

the internal memory or register of the slave device.

device.


- The communication over the 1-wire bus is initiated by moster and it divides a timeslots of 60 Ms. The Reset pulse as occupies 8 time
- for starting a communication, the master ascerts the reset pulse by pulling the 1-wire bus 'LOW' for at least 8 time slots (480 Ms).
- -> The slave devices responds with a Presence pulse by pulling the 1-wine bus 'LOW' for a minimum of 1-time slot (60 Ms).

5) <u>Farallel</u> <u>Interface</u> -

- It is normally used for communicating with peripheral devices which are memory mapped to the host of the system.

The host processor/controller of the embedded system contains a parallel bus and the device which supports parallel bus can directly

Connect to this bus system. - The communication through the parallel bus can dire is controlled by the control signal interface between the device and the host.



-> The direction of data transfer (Host to Device or Device to Host) can be controlled through the control signals lines for 'Read' and 'write'. -> The Host processor has control over the 'Read' and 'write' control signals. -> The device is memory mapped to the host processor and a range of address

-> An Address decoder circuit is used for generating the chip select signal

when the address selected by the processor is within the range assigned for the device, the decoder circuit activates the chip select line and

there by the device becomes active.

The processor then can read or write from or to the device by asserting the corresponding the control line (RD) and WR respectively).

The Interrupt line of the device is connected to the interrupt line of the

processor and the corresponding interrupt is enabled in the host processor

- -> The width of the parallel interface is determined by the data bus width of the host processor. It can be 4bit, 8bit, 16bit, 32bit or
- -> The parallel four interface bus width supported by the device should be same as that of the host processor.

External Communication Interface It is refer to the different communication channels (buses used by the embedded system to communicate with the external world.

- 1) RS 232C and RS 485 is developed by EIA in early 1960's.

  -> Tet RS 232C (Recommended Standard number 232, tession revision C from the Electronic Industry Association) is a legacy, full duplex, wired, asynchronous serial communication interface.
- -> It extends the VART communication signals for external data communication.
- -> It follows the EIA standard for bit transmission where logic '0' is represented with voltage between +3 and +25V and logic '1' is represented with voltage between -3 and -25 V. > In EIA standard, logic 'O' is known as 'Space' and logic 'I' as 'mask'.
- -> It support two different types of connectors namely DB-9: 9-Pin
- Connector and DB-25: 25 pin connector.

→ It defines various handshaking and control signals for communication apart from the 'Transmit' and 'Receive' signals lines for data communication

>RS232 - DB-9 - 9pin connector pin details

1 - DCD (Data Carrier Detect), 2 - RXD - Receive Pin, 3-TXD-Transmit Pin, 4- DTR- Data Terminal Ready, 5- GNO-Signal Ground, 6-DSR-Data Set Ready, 7- RTS- Request to Send, 8-CTS-Clear to Send, 9-RI-Ring Indicator.

This a point-to-point communication interface and the devices involved in RS-232 communication are called Data Terminal Equipment (DTE) and 'Data Communication Equipment' (DCE).

-> The RXD pin of DCE should be connected to TXD pin of DTE and vice versa

for proper data transmission.

-> The control signals are implemented mainly for modern communication. (and some of them may not be relevant for other types of devices.)

- The Request To Send (RTS) and Clear To Send (CTS) signals co-ordinate the

Communication between DTE and DCE.

→ Cohenever the DTE has a data to send, it activates the RTS line and if the DCE is ready to accept the data, it activates the CTS line.

-> The Data Terminal Ready (DTR) signal is activated by DTE when it is ready

The Data Set Ready (DSR) is activated by DCE when it is neady for establishing a communication link. DTR should be in the activated state before the activation of DSR.

-> The Data Carrier Detect (DCD) control signal is used by the DCE to

indicate the DTE that a good signal is being received.

I Ring Indicator (RI) is a modern specific signal line for indicating an in coming call on the felephone line.

-> It is a wired high speed social bus for data communication. 2) Universal Social Bus (USB)

- USB 1.0 was released in 1995 and was created by the USB core group members consisting of Intel, Microsoft, IBM, Compage, a Digital and

-> It follows a star topology with a star USB host at the centre and one

or more USB peripheral devices (USB hosts connected to it. A USB host can support connections up to 127, including slave peripheral


- The Pin details for the connectors are as shown below -

Pin Name

VBUS

D
D+ Carries power (5V) Differential data coorier line Pin No. Differential data carrier line Ground Signal cline. GND

#### The star topology for USB device connection.



- -> The physical connection between a USB peripheral device and master device
- -) To The USB cable supports communication distance of up to 5 metres.
- The USB standard wes two different types of connector at the ends of the USB cable - 'Type A' connector is used for upstream connection (thost)

  (connection with host), and 'Type B' connector is used for downstream connection (connection with slave device)
- -> It transmits data in packet format. Each data packet has a standard
- The USB host contains a host controller which is responsible for controlling the data communication, including establishing connectivity with USB slave

devices, packetizing and formatting the data

-> Open It supports four different types of data transfers namely - Control, Control Transfer is used by USB system software to query, configure and Bulk, Jeochmonous and Intersupt.

Bulk Transfer is used for sending a block of data to a device. It supports error checking and correction. example - Printer, for bulk transfer.

Isochronous data transfer is used for real-time data communication where data is transmitted as streams in real-time and doesn't support error checking

and mechacking retransmission of data in case of any transmission loss. Interrupt transfer is used for transferling small amount of data and makes use of polling technique to see whether the USB device has any data to send examples - Devices like Mouse & Kenha examples - Pevices like Mouse & Key board

- -> USB supports four different data rates namely Low speed (1.5Mbps), Full speed (12Mbps), High Speed (480Mbps) and Super speed (4.8Gbps).
- 3) IEEE 1394 (Fire wire) -→ It is a wived, isochronous high speed serial communication bus, called as thigh Performance Serial Bus (HPSB).

- It supports peer-to-perer connection and point-to-multipoint communica--tion allowing 63 devices to be connected on the bus in a tree topology. -> 1394 is a wived serial interface and it can support a cable length of upto

15 feet for interconnection.

- Apple Inc's implementation of 1394 protocol is p known as Firewise. i. LINK is the 1394 implementation from Sony corporation and Lynx is the implementation from Texas instruments.

-> It can support a cable longth of up to It supports a data vale of 400 to

-> It was differential data transfer and the interface cable supports 3 types of connectors - 4 pin connector, 6-pin connector (alpha connector),

There are two differential data transfer lines A and B per connected to Ina 1394 cable, normally the differential lines of A are connected to B (TPA+ to TPB+ and TPA- to TPB-) and vice versa. (in case 4-pin connector).

-> 1394 is a popular communication interface for connecting embedded devices like Digital Camera, Camcordes, Scanners to desktop computer

for data transfer and storage

-> It can directly connect a scanner with a pointer and doesn't require a host for communicating between the durices. -> The data valle supported by 1394 is far higher than the one supported by

-> The 1394 hardware implementation is much costilier than USB implementation.

4) Infrared (IrDA)

-> It is a serial, half duplex, line of sight based wireless technology for data communication between devices.

- The remote control of of TV, VCD player, DVD player, etc. works on

Infrared data Communication poinciple.

-> It was informed waves of the electromagnetic spectoum for transmitting

-9 It supports point-point and point-to-multipoint communication, provided all devices involved in the communication are within line of sight. It supports a typical communication range of 10cm to 1m. and data rates ranging from 9600 bits [second to 16 Mbps.

-> The speed of data transmission IR can be classified into -

\*Serial IR (SIR) - supports transmission rates ranging from 9600bps to 115-24

\* Medium IR (MIR) - supports data rates of 0.576 Mbps and 1801.152 Mbps.

\* Fast IR (FIR) - Supports data rates of up to 4Mbps.

\* Very Fast JR (VFJR) - supports high data rates up to 16Mbps.

\* Who fast IR (UFIR) - supports very high data rates up to 100Mbps.

The involves a toransmitter unit for toansmitting the data over IR and a secceiver for succeiving the data.

-> Infra LED is the IR source for transmitter and at the seceiving end a photodiode acts as the seceiver. Fach device supporting IrDA communication for bidirectional data transfer are known as Transceiver.

Infra-red Data Association (IrDA) is the regulatory body responsible for defining and licensing the specifications for IR data communication.

It has two essential parts; a physical link and a protocol part. The physical link is one possible for the physical transmission of data between devices supporting IR Communication and protocol part is onesponsible for defining the rules of Communication.

> IrDA control protocol contains implementations for Physical Layer (PHY), Media Access Control (MAC), and Logical Link Control (LLC). The physical layer defines the physical characteristics of communication like range, data rates, power etc. (47) -> IrDA is a popular interface for file exchange and data transfer in low cost devices. It was the prominent communication channel in mobile phones before Blue tooth's existence.

5) Blue tooth (BT)

-> Blue tooth is a low cost, low power, short range wireless technology for data and voice communication. It was first proposed by Exicsson' in 1994.

-> It operates at 246Hz of the Radio frequency spectrum and uses the Requency Hopping Spread Spectrum (FHSS) technique for communication. - It supports a data vate of upto 1Mbps and avange of approximately 30

feet for data communication.

-> It also has two essential parts; a physical link part and a protocol part.

The physical link is responsible for the physical transmission of data between devices supporting Blue tooth communication, and protocol part is responsible for defining the outes of communication implemented as Blue tooth protocol stack!

The supports point-to-point (device-to-device) and point-to-multipoint (device to multiple device proadcasting) wire less communication.

+ It is the favourite choice for short range data communication in handheld embedded devices. It is the easiest communication channel for transferring singtones, music files, pictures, media files, etc between neighbouring Bluetooth

The Bluetooth standard specifies the minimum requirements - Generic Access Profile (GAP) defines the requirements for detecting a blue tooth device and

establishing a connection with it.

\* Serial Port Profile for serial data communication, File Transfer Profile (FTP) for file transfer between devices, Human Interface Device (HID) for supporting human interface devices like Keyboard and Mouse etc. The specifications for Bluetooth communication is defined and licensed by

Blue tooth Special Interest Group (SIG).

6) Wi-Fi or Wireless Fidelity -

-> It is the popular wireless communication technique for networked communication of devices. It follows the IEEE 802.112 tandard.

-> It is used for network communication and it supports Internet Protocol (IP)

based communication. -> It is important to device identities in a multipoint communication to address specific devices for data communication.

It is an IP based communication each device is identified by an IPaddress, which is an unique to each device on the network.

-> It require an intermediate agent called Wi-Fi rouler (wireless access point. - Wirelus rould is responsible for restricting the access to a network, assigning

IP address to devices on the network, routing the data packets to the intended

devices on the network.

The wifier abled devices contain a wiveless adaptor (wifi Radio for transmitting and receiving data in the form of radio signals through an antenna.

-> It operates at 2.46Hz or 5GHz of radio spectrum and they co-exist

with other ISM band devices like Bluetooth. It supports data vates ranging from 1Mbps to 150 Mbps depending on the standards (802.11 a [b/g/n) and access/modulation method. Wifi offers a range of 100 to 300 feet, depending on the type of antenna and usage location (indoor lout door).

-> Ina Wi-Fi network, when its WiFi radio is turned ON, searches the available Wi-Fi network in its vicinity and lists out the Service Set Identifier (SSID)

-> A pass word is required to connect to a particular SSID to, if the network is security enabled.

-> wi-fi employs different security mechanisms like Wired Equivalency Privacy (WEP), Wireless Protected Access (WPA) etc. for securing the data Communication.

7) ZigBee --It is a low power, low cost, wireless network communication protocol based on the IEEE 802.15.4-2006 standard. It is targeted for low power, low data rate and secure applications for Wireless Personal Area Network (WPAN). - It support a sobust mesh network containing multiples nodes. (Its networking strategy makes the network trabile oreliable by permitting messages to travel through a no. of different paths to get from one node to another) -> It operates at the unlicensed bands of Radio spectrum mainly at 2400 to 2484 GHz, 902 to 928 MHz and 868.0 to 868.6 MHz. -> It supports an operating distance of up to 100 metres and a datarate of 20 to 250 kbps. ZED A Tigbel network model \* Zigbee Coordinator (ZC) - To It acts /ZR \* Zigbee Router (ZR) - It is responsible for passing information from device to another device or to another ZR. Ealor called as full function as the goot of the Zigbee network. ZED \*Zigbee End device (ZED) or Reduced function Device (RFD) -End device containing Lighee functionality for data communication. It can talk only with a ZR or ZC and doesn't have the capability to act as a mediator for transferling data from one device to another. -> Zigbee is primarily targeting applications areas like home & industrial automation, energy management, home control/security, medical/patient tracking, logistics & asset tracking and sensor networks & active -> Automatic Meter Reading (AMR), Smoke detectors, wireless telemetry,

HVAC Control, heating control, lighting Controls, environmental controls etc. are examples for applications which can make use of the Zigbee technology.

8) General Packet Radio Services (GPRS) -

-) It is a communication technique for transferring data over a mobile communi-

→ Data is sent as packets in GPRS communication. The transmitting device Splits the data into Several related packets. At the receiving end, the data is reconstructed by combining the received data packets.

-> It supports a theoretical maximum transfer rate of 171.2 kbps.

-> In GPRS communication, the radio channel is concurrently shared between several users instead of dedicating a radio channel to a cellphone uses.

-> It divides the channel into 8 time slots and transmits data over the

-> It supposts Internet Protocol (IP), Point to Point Protocol (PPP) and

X.25 protocols for communications. -> It is mainly used for by mobile enabled embedded devices for data communi-

-cation and supports the necessary GPRS hardware like GPRS modern and

GPRS radio.

-> It is an old technology and is replaced by new generation data Configuration techniques like EDGE, High Speed Downlink Packet Access (HSDPA), etc which offers higher bandwidths for communication.

-> It refers to the control algorithm (program instructions) and or the configuration on settings that an embedded system developer dumps into the code (program)

There are program in high livel languages like Embedded C/C++ using an Integrated Development Environment. (The IDEs contains an editor, compiler, linker debugger cimulator, etc)

linker, debugger, simulator, etc). 2 Write the program in Assembly language using the instructions supported by application's target procusor (controller.

The instruction set for each family of procusor/controller is different and the programme written in assembly language or high level languages like embedded C/C++.

It should be converted into a processor understandable machine code before loading it into the program memory.

-> The process of converting the program written in either a high level language or processor (controller specific Assembly code to machine readable binary code is called 'HEX File Greation'.

-> The methods woed for 'HEX file coeation' is different depending on the

programming techniques coed.

-> If the program is written in Embedded C/C++ using an IDE, the cross compiler included in the IDE converts into it into corresponding procusor/controller understandable 'HEX file'.

-> The embedded software development process in assembly language is tedious

-> Programs written in high level languages are not developer dependent. Any

skilled programmer can trace out the functionalities as it contains necessary on ments and documentation of the program easily as it contains necessary comments and documentation

-> It is very easy to debug and the overall system development time will be reduced to a greater extent.

The refers to the components [circuits/ICs are necessary for the proper functioning of the embedded system as it is essential for the overking of the processor/controller and firmulare execution.

Watch dog timer, Reset IC for Passive Circuit, Brown-out protection IC Corpassive circuit, etc are examples of circuit (ICs which are impo essential for the proper functioning of the processor/controller.

1) Reset Circuit

→ It is essential to ensure that the device is not operating at a voltage level where the device is not guaranteed to operate, during system power ON. - The reset signal brings the internal registers and the different hardware systems of the processor/controller to a known state and starts the fromware execution from the resetvector

The reset vector can be relocated to an address for processors/controllers

supporting boot loader.


-> The reset signal can be either active high or active low. Since the procusor operation is synchronized to a clock signal, the reset pulse should be wide enough to give time for the clock oscillator to stabilise before the internal reset state starts.

-> The reset signal to the processor can be applied at Power ON through an external passive reset circuit. comprising a Capacitor and Resistor or through a standard Reset IC. (like MAX810 from Maxim Dallas).


-> microprocessors / controllers contain built-in reset circuitry and they don't require external reset circuitry

RC based neset circuit. - It is a resistor capacitor based passive circuit for active high and low configurations. The reset pulse width can be adjusted by changing the resistance

value R and Capacitance value C.



RC-based passive reset circuit for active high configurations



RC-based passive reset circuit for active low configurations 2) Brown-out Protection Circuit > It prevents the processor/controller from unexpected program execution behaviour when the supply voltage to the processor/controlled controller falls below a specified voltage. It is essential for battery powered duricus since there are greater devices chances for the battery voltage to drop below the required threshold.

The procusor may not be the predictable if the supply voltage falls below the recommended operating voltage It may lead to situations like data corruption. -> It holds the processor/controller in reset state, when the operating voltage falls below the to threshold, until it rises above the thrushold -> few processors (controllers support built-in brown-out protection circuit which monitors the supply voltage internally and others who doesn't integrate a built-in brown is brown-out protection circuit can be implemented using external passive circuits (or) supervisor ICs. Brown-out protection circuit with Active low output A Brown-out protection circuit imp consists of Zener diode and Transistor for procusors (controller with active low Reset logic. The Zener diode Dz and Transistor & forms the healt : R1 The transistor conducts always when the supply NBE voltage Vac is greater than that of the & sum of VBE and Vz ( greener voltage). Reset pulse The transistor stops conducting when the Aetive low supply voltage falls below the sum of VBE -> Select the Zener diode with required voltage for setting the low threshold The value of R1, R2, and R3 can be selected based on the electrical characteristics Cabsolute maximum current and voltage ratings) of the transistor in use. (54)

3) Oscillator Unit -

A Microprocessor/microcontroller is a digital device made up of digital combinational and sequential circuits.

The instruction execution of a microcontroller/microprocessor occurs in sync

with a clock signal


- It is analogous to the heartbeat of a living being which synchronises the execution of life. For a living being, the heart is responsible for the generation of the beat where as the oscillator unit of the embedded system is responsible for generating the precise clock for the processor.

-> Certain processors/controllers integrate a built-in oscillator unit and simply nequire an external ceramic nesonator/quartz crystal for producing the

-> Certain devices may not contain a built-in oscillator unit and require

the clock pulses to be generaled and supplied externally. Suartz crystal Oscillators are available in the form of chips and they are can be used for generating the clock pulses in such a cases. The speed of operation of a processor is primarily dependent on the clock frequency.

-> The logical circuits lying inside the processor always have an upper threshold value for the maximum clock at the cohich the system can run beyond which the system becomes unstable and non-functional.



Oscillator circuitry using quartz crystal and quartz crystal oscillator

The total system power consumption is directly posper proportional to the elock frequency. The power consumption increases with increase in clock

The accuracy of program execution depends on the accuracy of the clocksignal. The accuracy of the crystal oscillator or ceramic resonator is normally expressed in terms of the ppm (Parts per million). (E)

## 4) Real-Time Clock (RTC)

- It is a system component responsible for keeping track of time. It holds information like current time (in hours, minutes and seconds) in 12 hours 24 hour format, date, month, year, day of the week, etc.

- It is intended to function even in the absence of power. O

- It is available in the form of ICs from different semiconductor manufacturers like Maxim/Dallas, ST Microelectronics etc.

-> RTC chip contains a microchip for holding the time and date related information and back up battery cell for functioning in the absence of power, in a single IC package.

-> RTC Chip is interfaced to the processor or controller of the embedded eystem.

-For Operating system based embedded devices, a timing reference is essential for synchronising the operations of the 0s kennel.

-> It can interrupt the Os kernel by asserting the interrupt line of the processor/

controller to which the RTC interrupt line is connected,

The OS kernel identifiers the interrupt in terms of the Interrupt Request

(IRA) number generated by an interrupt controller.

-> One IRO can be assigned to the RTC intersupt and the keenel can perform necessary operations like system date time up dation, managing software times etc. when an RTC times times tick interrupt occurs. The RTC can be configured to interrupt the processor at predefined

intervals (or) to interrupt the processor when the RTC register reaches a specified value (used as an alarm interrupt).

Stris the backbone of every embedded system. I PCB is fabricated after finalizing the components and the inter-connection among them as per necessary is created. 6) PCB and Passive Components Schematic design is created.

Schematic design is created.

The acts as a necessary plat form for mounting all me components and testing embedded firmale as per design requirement.


embedded firmale as per design requirement.

Resistor, Capacitor, Diodes etc are passive components on board along subsystems in embedded systems.

-> Additional chips are like co-workers of embedded hardware for its proper functioning eg a regulator IC and Spike suppressor filter capacitors.

- Watch Dog Timer -
  - +> A Watch Dog timer or Simply a watch dog is a hardware timer for monitoring the firmware execution.
  - A watch Dog to monitor the firmware execution and reset the system processor (micro controller when the program execution hange up.
  - -> It is implemented internally whose it increments or decrements a free running counter with each clock pulse and generates a reset signal to reset the processor — if the count reaches zero for a down counting watchdog, or the highest count value for an upcounting watchdog.

    watchdog times for firmware execution supervision when a war



The watch dog counter is in the enabled state, the firmware can write a zero (apcounting watchdog) to it before starting the execution of a piece of code (subroutine) which is susceptible to execution hang up) and the watch dog will

If the firmwale execution doesn't complete due to malfunctioning, within the fime required by the watchdog to reach the maximum count, the counter will generate a reset pulse and this will reset the processor.

If the firmware execution completes before the exploration of the watch dog timer of which can be reset the count by writing a O Cap counter) to the

-> Watchdog is implemented as built-in components a in many procusors and provides status register to control the watch dog timer ( a like enabling and disabling) and Watchdog timer register for writing the count value. → It The external watch dog timer IC can be implemented using hardware

logic for enabling/disabling, resetting the watching dog count, etc instead instead of the firmware based writing to the status and watch dog times register.

Embedded System Design Concepts Module-4

B.S.Balaji, Asst-Profi B. G. S. I.T.

Characteristics of an Embedded System

The important characteristics of an embedded system are

1) Application and Domain specific

-> Each embedded system is having certain functions to perform and

they are developed to do that the intended functions only.

- It is the major criterion which distinguishes an embedded system from

a general purpose system. They cannot be used for any other purpose.

Example- The embedded control unit of microwave oven cannot be seplaced by air conditioner's embedded control unit, because they are specifically

designed to perform certain specific tasks.

Embedded systems are in constant interaction with the real world 2) Reactive and Real Time through sensors and user-defined input devices which are connected to the input port of the system. (Event is the changes happening in the real world.) -> Embedded systems produce changes in output in presponse to the changes in the input. They are generally referred as Reactive systems.

-> Real Time System operation means the fining behaviorer of the system should be deterministic; the system should respond to requests or tasks in a fine amount of time

It should not miss any deadlines for tasks or operations. in a known amount of time.

Tubedded applications or systems are mission critical like flight control systems, Antilock Brake Systems (ABS), are examples of Real Time systems.

All embedded systems and always in controlled environments.

But it may be a dusty one or a high temperature zone or an area subject

to without inner and where

→ Systems placed in such areas should be capable to the with stand all these adverse operating conditions.

- Power fluctuations, corrosion, and component aging etc are the other factors that need to be taken into consideration for embedded systems to work in harsh environments.

4) Distributed

The term distributed means that embedded systems may be a larger systems.

Many no. of such distributed embedded systems from a single large embedded

-> Example - Automatic Teller Machine (ATM) contains a cord reader embedded unit, responsible for reading and validating the user's ATM card,

transaction unit for performing transactions, a currency counter for

dispatching / rending currency to the authorised person and a perpositive

unit for printing the transaction details.

5) Small Size and Weight

→ Product austhetics is an important factor in choosing a product. like size, weight, shape, style etc. Mony application demands small sized

-> for example, leaple plan to buy a new mobile phone based on the comparative study of pros and cons of the products available in the market. People believe in the phrase "Small is beautiful".

The many application demands compact, small sized and low weight products.

6) Hower concerns

-> Power management is another important factor that needs to be considered in designing embedded systems in order to minimise the heat The production of high amount of heat demands cooling requirements

like Cooling fans which occupies additional space and make the

It is critical constraint in battery operated applications where more the power consumption the lex is the battery life.

> Select the design using low power components like low dropout regulators and controllers / processors with power saving modes.

Quality attributes of Embedded Systems. Quality attributes are the non-functional requirements that need to be documented properly in any system design. Quality attributes can be broadly classified in to two, namely -

1) Operational Quality attributes, and

2) Non-Operational Quality attributes.

- 1) Operational Quality attributes. It represents the relevant quality attributes related to the embedded system design when it is in the operational mode or 'online' mode.

  The important Operational quality attributes are—
- (1) Response (ii) Through put (iii) Reliability

(iv) maintainability

(v) Security

(i) Response - It is a measure of quickness of the system where it informs about how fast your system is tracking the changes in input variables. Example In Realitime, for system deployed in flight control application where any response delay in the system will create potential damages to the safety and response delay in the system will create potential damages to the safety Afteight of the flight as well as the passengers.

(ii) Through put - It deals with the efficiency of a system. It can be defined as the rate of production or operation of a defined process over a

Throughput is measured in terms of 'Benchmark' where it is a performance stated period of time. criteria that a product is expected to meet or a standard product that can be used for comparing other products of the same product line.

(iii) Reliability - It is a measure of how much % you can vely upon the proper functioning of the system (or) what is the % susceptibility of the system to failules. Relinhite to Reliability is defined as (i) mean Time Between Failures (MTBF) -gives the frequency of failules in hours/ weeks/ months. and (ii) Mean Time To Repair (MTTR) specifies how long the system is allowed to be out of order following a failule. following a failure.

(iv) Maintainability- It deals with support and maintenance to the end user or client in case of technical issues and product failules or on the basis of a routine system check up.

It can be classified into two categories namely - Scheduled or Periodic Maintenance (preventive maintenance) and Maintenance to an expected

failures' (corrective maintenance).

(1) Scheduled or Periodic maintenance- example - an inkjet printer uses ink cartridges, which are consumable components and as per the printer manufactures the end user should replace the cartridge after each 'n' no of printouts to get quality prints.

(2) Maintenance to unexpected failures - example- If the paper feeding part of the printer fails then the printer fails to print and it requires immediate repairs to rectify this problem.

(V) Security - Confidentiality, Integrity and Availability are three major measures of information security.

-> Confidentiality deals with the protection of data and application from

unauthorised disclosure. - Integrity deals with the protection of data and application from

Availability deals with the protection of data and application from unauthorized cuess. Example-Personal Digital Assistant (PDA)

(vi) Safety - It deals with the possible damages that can happen to the operators, public and the environment due to the breakdown of an embedded system or due to the emission of radioactive or hazardous materials from the embedded products.

(The breakdown of an embedded system may occur due to a hardwase failuse or a firmware failure).

Safety analysis is used to evaluate the anticipated damages & determine the best course of action to bring down the consequences of the damages to an acceptable level.

2) Non operational Quality attributes to be addressed for the product 'not' -> The quality attributes that needs on the basis of operational aspects. The important non operational quality attributes are-1. Testability and Debugability 2. Evolvability 3. Portability 4. Time to prototype and market 5. Per unit and Total cost. 1. Testability and Debugability -> Testability deals with how easily one can test his/her dusign, application and it is applicable to the embedded Hardunde and firmunde. -> Embedded hardware testing ensures that the peripherals and the total hardware functions in the desired manner. -> Firmwale testing ensures that the firm wale is functioning in the -> Debugability is a means of debugging the product as such for figuring expected wayout the probable sources that create unexpected behavior in the total system. It has two aspects - (i) Hardware debugging which is used for figuring out the issues created by hardware problems where as (ii) firmwale debugging is employed to figure out the probable errors that appear as a result of flaws in the firmware. 2. Evolvability - It is referred as non-heritable variation where it eases the design of embedded product can be modified to take advantage of new firmware or hardware technologies. 3: Portability - It is a measure of 'cystem independence' where an embedded product is said to be portable if the product is capable of functioning can such in environments, target processors/controllers and embedded operating systems.

4. Time-to-Prototype and Market -

ime to market is the time elapsed between the conceptualisation of a product and the time at which the product is ready for selling (for commercial product) or use (for non-commercial product).

-> It is a critical factor in the success of a commercial embedded product.

Time to - Prototype is also another critical factor where the rapid product development in which the important features of the product under lonsideration are developed and it helps a lot in reducing time-tomarket.

6. Per Unit Cost and Revenue (or) Per Unit and Total cost.

-> Cost is a factor which is closely monitored by both end user and product manufactules. It is a highly sensitive factor for commercial products. where any failure to position the cost of a comme commercial product at a nominal rate, may lead to the failure of the product in the market.

→ The cultimate aim of a product is to generate marginal profit to designer / product development company. inhere the budget and total system total cost should be properly balanced to provide a marginal

profit.

Froduct life Cycle (PLC) curve

-> Every embedded product has a product life cycle which starts with the design and development phase. (like product idea generation, prototyping, roadmap definition, actual product design and development).

\* In this phase, there is only investment and no returns. Product Introduction stage - if the product is ready to sell, it is introduced to the market where the sales and revenue will low and less competition but the product sales and revenue increases with time.

-> Growth phase - the product grabs high market share.

- Maturity phase - the growth and sales will be steady and the revenue reaches at its peak. -> Product Retirement / Decline phase - It starts with the drop in sales volume, market share and revenue. \* The decline happens due to various reasons like competitions from similar product with enhanced features or technology changes. etc. In Decline phase, the manufactures declases discontinuing of the product. Product Life-cycle graph Product | Product! Product ! Product 1 Growth development Introduction 1 maturity; netinementi 1 Product sales 1 Unit Cost 1 Profit \* The different stage of the embedded products life cycle- revenue, unit-cost and profit in each stage are represented in the graph. \* It is clear that the total revenue increases from the product introduction stage to the product maturity stage. Embedded Systems - Application - and Domain-Specific. 1) Washing Machine - Application - Specific Embedded system. -> It is a typical example of an embedded system providing extensive support in home automation applications. -> An embedded system contains sensors, actuators, control unit and application-specific user interfaces like Keyboards, display unito etc. - Washing machine comes in two models, namely top loading and front boading machines.

In top loading models the agitator of the madels machine twists back and forth and pulls the cloth down to the bottom of the tub. On reaching the bottom of the tub the clothes work their way back to the top of the tub where the agitator grabs them again and repeats the

In the front loading machines, the clothes are tumbled and plunged into water over and over again. This is the first phase of washing. The \* In the second phase of washing, water is out from the tub and inner tub cues centrifugal force to wring out more water from the clothes by spinning at several hundred Rotations per minute (RPM). This is called a

-> The actuator part of the washing machine consists of a motorised agitator, tumble tub, water drawing pump and in let value to control

the flow of water in to the unit.

The sensor part consists of the water temperature sensor, level sensor,

The control part contains a micro processor/micro controller based board with interfaces to the sensors and actuators. -> The sensor data is fed back to the control unit and the control unit generates the necessary actuator outputs.

-> The control unit also provides connectivity to user interfaces like keypad for setting the washing time, selecting the type of material


to be washed like light, medium, heavy duty etc.

The functional diagram of Washing machine -> The basic controls consists of a timer, cycle selector, mechanism, water

temperature selector, load size selector and start button. -> The mechanism includes the motor, transmission, clutch, pump, agitator,

inner tub, outer tub and water inlet value. water inlet value connects to the water supply line using at home and

regulates the flow of water into the tab.



2) Low-Speed Electronic Control Units (LECUS) - are deployed in applications where response time is not so critical. Example - Audio Controllers, passenger and driver door locks, door glass controls (power windows), wiper control, mirror control, seat control systems, head lamp and tail lamp controls, sun roof control unit etc Embedded system in the Automobitee domain - List of Embedded devices 9. Centralized locking 1. Instrumentation 10. Power windows 2. Engine control 11. Mirror control 3. Fan control 12. Seat Control 4. Fuel injection control Airbag control 5. Head lamp control Power steering 6. ABS Control 15- Air conditioner 7. Wiper control 8. Suspension control Automotive Communication Buses - Types of serial interface buses deployed in automotive embedded applications are-1) Controller Area Netroork (CAN) Bus - It was originally proposed by Robert Bosch. It supports medium speed (data rates upto 125 Kbps), and high speed (data rates up to the 1 Mbps) data transfer. - It is an event-driven protocol interface with support for error handling in → It is generally employed in safety system like airbag control; power train systems like engine control and Antilock Brake System (ABS); and navigation systems like GPS. 2) Local Interconnect Network (LIN) bus is a single master multiple slave (upto 16 independent slave nodes) communication interface. It is a low speed, single wire communication interface with support for data rates up to 20 kpbs and is used for sensor [actuator interfacing. -> It is employed in applications like mirror controls, fan controls, seat positioning controls, window controls, and position controls where response time is not a critical 3) Media - Oriented Syxtem Transport (MOST) Bus- is mostly used for automotive audio/video interfacing.

It is a multimedia fibre-optic point-to-point network implemented in star, ring or daisy chained topology over optical fibre cables.

It consists of physical Celectrical and optical parameters) layer, application layer, network layer, and media access control.

→ It is an optical fibre cable connected between the Electrical Optical Converter (OEC).

Key players of the Automotive Embedded Market 1) Silicon Broviders one responsible for providing the necessary chips would which are used in the control application development. The chip may be a standard product like microcontroller or DSPor provider of Digital signal procusing chips, precision ADC/DAC chips. analog microcontrollers, programmable inclinometre, LED drivers, audio \* Analog Devices \* Xilinx - Supplier of high performance FPGAS, CPLDs and automotive systems, GPS/navigation systems etc. specific IP cores for GPS navigation systems, driver information systems, déstance control collision avoidance, voice recognition etc \* Atmel - Supplier of cost-effective high density Flash controllers and memories. It provides a series of high performance microcontrollers, ARM, AVR and

\* Maxim/Dallas - supplier of analog, digital and mixed signal products like

Microcontrollers, ADC/DAC, amplifiers, comparators, regulators etc.

\* NXP Semiconductor - supplier of 8/16/32 Flash microcontrollers.

\* Renesas - provides of high speed micro controllers and large scale Integration
(ISI) technology for car navigation systems with three transfer speeds:
high, medium and low \* texas instruments - supplier of microcontroller, DSPs and automotive

Communication control chips for Local Interconnect Network (LIN) bus
products.

\*Infineon - supplier of high performance microcontrollers and customised application specific chips.

\* NEC - provider of high performance microcontrollers.

2) Tools and Platform providers -They are manufacturess and suppliers of various kinds of development tools and Real Time Embeddled Operating Systems for developing and debugging different control unit. related applications.

\*ENEA - is the developer of the OSE RTOS supports both CPU & DSP and also support multi-come and fault-tolerant system development.

\* The Mathworks - is the leading developer and supplier of technical software It offers a wide range of toob, consultancy and training for numeric computation, visualisation, modelling and simulation.

MATLAB is a high level programming language and environment for

technical computation and numerical analysis.

+ Reil Softwale - is a powerful embedded software design tool for

8051 and C166 family for microcontrollers. \* Lauterbach - supplier of debug tools, for providing support for processors

\* ARTISAN - is the supplier of collaborative modelling tools for orguirement analysis, specification, design and development of complex applications-\* Microsoft - It is a RTOS platform provided for automotive embedded applications.

ex- Windows CE provides support for automotive application developers.

3) Solution Provides - supply OEM and compile solutions for automotive applications

\* BOSCH Automotive - provides complete automotive solution sangus from body

electronics, diesel engine control, gasoline engine control, procuertrain systems, safety systems, in car navigation systems and infotainment systems.

\* DENSO automotive - is an OEM & solution provides for engine management, climate Control, body electronics, driving control & safety, hybrid vehicles, embedded infotainment and communications.

\* Infosys Technologies - is a solution provider for automotive embedded hardware with Competitive edge in integraling technology change through cost-effective solutions. \* Delphi is the solution provider for engine control, safety, info tainment etc. and OEM for spark plugs, bearings etc.

tlandware Software Co-Design and Program Modelling.

In traditional embedded system development approach, the hardware software partitioning is done at an early stage.

-> Software group engineers take care of the software architecture where Hardware group engineers are responsible for building the hardware (required

for the product).

-> During lo-design process, the product requirements captured from the customer are converted into system level needs or processing requirements.

→ System level processing requirements are then transferred into functions as functional requirements which can be simulated and verified against performance and functionality.

→ Architecture design follows the system design. The partition of system level processing requirements into hardware and software takes place during the

> Each system level processing requirement is mapped as either hardware and/ or software requirements.

→ The partitioning is performed based on the hardware-software trade offs.

tundamental issues in Hardware Software Co-design

-> In HW SW Codesign, models are used for capturing and describing the system

A model is a formal system consisting of objects and composition rules. It is hard to make a decision on which model should be followed in a particular system design)

Objective various with each should have a considerations of an allowances.

-> Objective varies with each phase (where at specification stage, and the implementation the functionality of the system is in focus and not the implementation

The architecture specifies how a system is going to implement intermo information.) ii) Selecting the Architecture -

of the number of and types of different components and the interconnection among them.

-> Controller architecture, Datapath architectuse, Complex Instruction Set Computing (CISC), Reduced Instruction Set Computing (RISC). Very Long Instruction Word Computing (VLIW), Single Instruction Multiple Data (SIMD),

Multiple Instruction Multiple Data (MIMD).etc. are the commonly used architectures in system design.

No to:

\* Controller architecture implements the finite state model using a state register (for present state) and two combinational circuits (for next state and output).

\* Datapath architecture implements the data flow graph model where the output is generated as a result of a set of predefined computations on the input data

# Finite State Machine Datapath architecture combines the controller architecture with datapath architecture. It implements a controller with datapath.

The controller generales the control input where as the datapath procuses the data.

\* Complex Instruction Set Computing (CISC) architecture - uses an instruction set

prepresenting complex operations. \* Very Long Instruction Word (VLIW) architecture implements multiple functional units (ALUS, multipliers, etc) in the datapath, like one standard instruction per

functional unit of the datapath

\* Parallel processing architecture implements multiple concurrent Processing Elemente (PES) and each procusing elements may associate a datapath containing negister and local memory.

Single Instruction Multiple Data (SIMD) and Multiple Instruction Multiple Data (MIMD) architectures are examples for parallel processing architectures.

-> A programming language captures a Computational model' and maps it into (iii) Selecting the language -A model can be captured using multiple programming languages like C, C++, C#, Java, etc for software implementations and languages like V+DL, System C, Verilog, etc for hardware implementations. (iv) Partitioning system requirements into hardware and software -> To implement the system requirements in either hardware (or) software -> Various hardware software trade offs are used for mating a decision on the hardware-software partitioning. -> It is a tough decision making task to figure out which one to opt. Computational Models in Embedded Design Data flow Graph (DFG) model, State Machine model, Concurrent Process model, Sequential Program model, Object Oriented model, etc are the commonly used computational models in embedded system design. 1) Data Flow Graph (DFG) model -- It translates the data processing requirements into a data flow graph - It is a data driven model in which the program execution is determined by data. It translates the program as a single sequential process execution. -> DFG model emphasises on the data and operations on the data which transforms the input data to output data. -> It is a visual model in which the operation on the data (process) is represented using a block (circle) and data flow is represented using - An inward arrow to the process (circle) represents input data and an outward arrow from the process (circle) represents output data. -> Suppose me of the functions in our application contains the computational requirement x = a + b; and y = x - c. - DFG model in figure the illestrates the implementation of and its vequire ments Data flow & -> DSP applications are typical examples where an embedded applications needs Data flow computational intensive and data doiven

Data Flow Goaph

(DFG) model

model using DFG model.

-In a DFG model, a data path is the data flow path from input to output.

A DFG model is said of two types - Acyclic DFG (ADFG) and Non-acyclic DFG.

(i) Acyclic DFG - it is does not contain multiple values for the input

variable and multiple output values for a given set of inputs.

(ii) Non-acyclic DFG- it Contains multiple values for the input and multiple output values for examples- Elike Feedback inputs (Output is fed back to Input), events.

(2) Control Data Flow Graph (Diagram (CDFG)

It contains both data operations and control operations.

- It was Data flow graph (DFG) as element and conditional (constructs) as

decision makers.

- It contains both data flow nodes and decision nodes, whereas DFG Contains only data flow nodes.

the requirement as the follows-→ CDFG model implementation illustrates

\* If flag = 1, x=a+b; else y=a-b;


\* It contains a decision making process.

-> The control node is represented by a Diamond' block which is the decision making element in a normal flow chart based design

-> CDFG translates the requirement, which is modelled to a concurrent

process model.

-> The decision on which process is to be executed is determined by the control node.



(3) State Machine Model

-) It is used for modelling reactive or event-driven embedded systems whose procusing behaviour are dependent on state transitions. Embedded systems used in the control and industrial applications are typical examples for event driven systems.

- The State Machine model ducibes the system behaviour with States, Events,

'Actions' and 'Transitions'.

\* State - Det is a representation of a current situation. An event is an i/p to

\* state.

\* Event - acts as stimuli for state transition.

\* Transition - is the movement from one state to another.

\* Action - is an activity to be performed by the state machine.


- A finite state Machine (FSM) model is one in which the number of states are finite where the system is described using a finite no. of possible states. Example - Design of an embedded systems for driver/passenger set Seat Belt warning in an automotive using the FSM model.

The system organizements are captured as the seat belt is not fastened (1) When the vehicle ignition is turned on and the seat belt is not fastened

within 10 seconds of ignition ON, the system generales an alarm signal for 5 seconds.

(ii) The Alarm is turned off when the alarm time (5 seconds) expires or if the driver/ passenger fastens the belt or if the ignition switch is turned off, whichever happens first.

Here the states are - 'Alarm OFF', 'Waiting' and 'Alarm ON' and the events are 'Ignition Key ON', (Ignition Key OFF', (Timer Expire) 'Alarm Time Expire' and 'Seat Belt ON'.



state to 'waiting'. Ha '& 2) If a 'Seat Belt ON' or 'Ignition Key OFF' event occurs during the wait state,

the state transitions in to 'ALARM OFF:

3) When the wait times expires in the waiting state, the event 'Times expire's is generated and it transitions the state to 'Alarm ON' from the


4) The 'Alarm ON' status continues until a 'Seat Belt ON' or 'Ignition Key OFF' event or 'Alarm Time Expire' event, whichever occurs first.

5) The occurrence of any of these states events transitions the state to "ALARM OFF".

Note: The wait state is implemented using a timer. The Timer also has certain set of statis and events for state transitions.

FSM model for Timen. Event: load Timer Action: Decrement Count READY Action: Time count = New count Event: Stalt fined IDLE Rion: Be Time out stood (RUNNING) 18

-The timer consists IDLE, READY, or RUNNING status. - During the normal condition when the timer is not running, it is said to be in the 'IDLE' state. -) The Timer is said to be in the 'READY' state when the timer is loaded with the count corresponding to the required time delay. -> The times remains in the 'READY' state until a Start timer' event occurs-- The Pimer changes its state to "RUNNING" from the "READY" state on receiving a 'start timer' event and remains in the 'RUNNING' state until the times Count expires or a 'stoptimer' event occurs. -> The Timer state changes to 'IDLE' from 'RUNNING' on receiving a Stop Timer' or 'Timer Expire' event. (4) Sequential Program Model -> In the Sequential Programming Model, the functions or processing require--ments are executed to in sequence. -) It is samilar to conventional procedural programming where the program instructions are iterated and executed conditionally and the data gets transformed through a series of operations. → Sequential Program Model can be modelled using @ important look like 1) Finite State Machine Approach and 2) Flow charts. -> FSM approach represents the states, events, transitions and actions. -> Flow charts models he execution flow. Example - 'Seat Warning System' illustration for Sequential Program Model if (check\_seat\_bebt() == OFF) ON 1 # define e set\_timer (5); # define OFFO 'start-alarm (); #define YES 1 while ((check\_seat\_belt() == OFF)&& # défine No 0 Check-ignition\_key() == OFF) && void seat-belt warn () (timer\_expire() == NO)); d wait\_10 sec (); if (check\_ignition-key () == ON) stop-alarm();



(5) Concurrent / Communicating Process Medel

The concurrent or communicating process model models concurrently executing tasks for cuses.

It is easier to implement certain requirements in concurrent processing

model than the conventional sequential execution:

- Concurrent processing model requires additional averteads overheads in task scheduling, task say synchronisation and communication.

Example - Concurrent processing model used to implement the Seat Belt

Warning' system - It is split into 5 Tasks.

1. Timer tasks for waiting 10 seconds (wait timer task)

2. Task for checking the ignition key status Cignition key status monitoring 3. Task for checking the seat belt status. (seat belt status monitoring task).

4. Task for starting and stopping the alarm Calarm control task).

5. Alarm timer task for waiting 5 seconds (alarm timer task)

(a) Pasks for 'Seat Belt Weating warning system'

Create and Initialize events

wait\_timer\_ expire, ignition\_on, ignition\_off,

seat\_belt\_on, seat\_belt\_off,

alarm\_timer\_start, alarm\_timer\_expire

Create task Wait Timer Create task Ignition Key Status Monitor

Create task Seat Belt Status Monitor

Create task Alarm Control

Create task Alasm Times - Concurrent processing model requires additional overheads in task scheduling,

task synchronization and communication.

model for Seat Belt warning System' (b) Concurrent procusing Program Woult Times Task Alarm Control Task Alarm Times Took · Wait for the Event Wait for the signalling of Sleep (los): Usignal wait-times-expire alarm start; > wait\_timer\_expire Set Event wait-times expire if (ignition on & 2 seat belt of) steep (55); Usignal alarm-times. Stall Alarm(); expire Ignition Key Status Monitor Set Event alarm\_stalt; set Event alarm\_times Wait for the signalling of \_expire; bask. alarm\_timer\_expire or while (1) { ignition-off or seat belt on; if (Ignition key ON) Stop Alasm (); Set Event ignition-on; Reset Event ignition\_off; Ignition seat belt Status Monitor Task else While (1) of Set Event ignition\_off: if (seat Belt ON) Keset Event ignition-on; eset Event seat-belt-on; Reset Event seat bell-off; else Event seat\_belt\_off; Reset Event seat belt on; -> Sequential execution leads to a single sequential execution of task and thereby leads to poor processor utilisation when the task involves Ilo waiting, In Concurrent execution, the task is split into multiple subtasks, it is possible to tackle CPU awage effectively, when the subtask under execution goes to a wait or sleep mode, by switching the task execution.

6) Object - Oriented Model

-> The Object-oriented model is an object based model for modelling system requirements. The concept of object and class brings abstraction, hiding and protection.

-It disseminates a complex software requirement into simple well defined

pieces called Objects.

→ Object is an entity used for prepresenting or modelling a particular piece of the system. Each object is characterised by a set of unique behaviour

-> A class is an abstract description of a set of objects and it can be

considered as a "blue print" of an object → It represents the state of an object through member variables and object behaviour through member functions.

-> The member variables and member functions of a class can be private, \* Private member variables and functions are accessible only within the public or protected.

class, where ar

\* Public variables and functions are accessible within the class

as well as outside the class.

\* Protected variables and functions are protected from external access.

Embedded Firmwale Design and Development.

Embedded firmware design approaches is dependent on the complexity of the functions to be performed, the speed of operation required etc.
Two basic approaches of Embedded firmware durign are—

O'conventional Procedural Based Frame Firmware Design' or 'Super Loop Model'

(2) Embedded Operating System (OS) Based design!

(1) The Super loop Based Approach - It is very similar to a conventional procedural programming where the code is executed task by task. → It is adopted for applications that are not time critical and where the response time is not so important the for example- embedded systems while missing deadlines are acceptable). → It is procedural while task listed at the top of the program each is executed first and the tasks just below top are executed after completing the first task. -> Ina multiple task based system, each task is executed in sevial in this approvach. The firmwase execution flow 1. Configure the common parameters and perform initialisation for various hardware components, memory, registers etc. 2. Start the first task and execute it. 3. Execute the second task 4. Execute the next task Execute the dost defined task Jump back to the first task and follow the same follow. The operational sequence in terms of a 'C' program code -> This repetition is achieved by using void main () an infinite loop, here the while I & & loop. It is also referred to as Configurations (); "Super loop based Approach" Initializations (); -> Since the tasks are running inside an while (1) infinite loop, the only way to come out of the loop is either a hardware task 1 (); task 2(); reset (or) an interrupt assertion. -> Superloop based design is simple and touk n(); storaight forward design with out any Os brelated overheadsThe doesn't require an Operating System where there is no need for scheduling which task is to be executed and assigned priority to be

The Code performing these tasks will be residing in the code memory without an operating system image. +> Application - It is deployed in low-cost embedded expetern products an while response time is not time critical.

Example - An Electronic video game toy contains key pad and display unit. Note-Cx The program sunning inside the product may be designed in such a way that it reads the keys to detect whether the user how given any input and it any key press is detected the graphic display is updated. \* If application misses a key press, it is not a critical issue and it will be treated as a bug in the firmwase).

1 Any failure in any part of a single task will affect the total system. Example- If the program hangs up at some point while executing a task, it will remain these forever and ultimately the products stops functioning. [ Remedial measules - Hardware and Software Wortch Dog Times (NDTS) helps in coming out from the loop when an unexpected failure occurs (or) when the processors hangs up and it may cause additional hardware

cost and firmware overheads.)

1 It lacks of real timeliness. If the no. of tasks to be executed within an application increases, the time at which each task is

repreated also increases. It brings the probability of missing out some events.

2) The Embedded Operating System (OS) Based Approach The contains operating systems like General Rurpose Operating System (GPOS) or a Real Time Operating Systems (RTOS) to host the user written application firmware.

General Purpose Operating System (GPOS) The General Purpose Os (GPOS) based design is very similar to a conventional PC based developments where the device contains an operating system like windows / Unix/ Linux etc for Desktop PCs. - Applications are created on top and running over GPOS. Examples - @ Microsoft windows XP Embedded is an example of GPOS used in embedded product development. (2) Microsoft Windows XP, Embedded products examples are Personal Digital Assistants (PDAs), Handheld devices/Portable devices and Point of Salus (Pas) terminals. -> The OS supports APIs (Application programming Interface) for developing applications on top of the OS where the use of GPOS in terms embedded products merges the demorcation of Embedded systems and General -> Of based applications also require 'Driver software' (similar to different hardware specific drivers) for different hardware present on the board to communicate with them. This employed in embedded products demanding Real-Time oresponse.

and It responses in a timely and predictable manner to events. -> It contains a Real Time Kernel responsible for performing pre-emptive multitasking, scheduler for scheduling tasks, multiple threads, etc. -> It allows flexible scheduling of system resources like the CPU and memory and offers some way to communicate between tasks. Examples Windows CE', 'psos', 'Vx works', 'Threadx', 'micro C/OS-II', 'Embedded Linux', Symbian' etc are examples of RTOS employed in embedded product development Mobiles phones, PDAS, handheld devices, etc. are examples of 'Embedded products' based on RTOS.

Embedded Fromwase Development Languages Assembly Language based Development Assembly language programming is the task of writing processor specific machine code in mnemonic from, converting the mnomonics into actual processor instructions (machine language) and associated data using an assembles. The Assembly language is the human readable notation of 'machine language's made where it is a processor understandable language. Machine language is made readable by using specific symbols called 'Mnemonics'.

Recusor deals only with binaries (1's and 0's). Machine language is a binary representation and it consists of 1's and 0's.

Representation and it consists of 1's and 0's. Assembly language instructions are written one per line. A machine code program thus consists of a sequence of assembly language instructions, where each the contains a mnemonic (Opcode + Operand). Fach line (or) statement of an assembly language program is split into four fields as given below-COMMENTS LABEL OPCODE OPERAND > LAREL is an optional field. It is an identifier used in extensively in programs to reduce the reliance on programmers for remembering where the data > LABELS are used for representing substitutines names, and jump locations, memory location, address of a program, & code portion etc in Assembly language programming.

Labels are always suffixed by a colon and begin with a valid character color it can contain number from 0 to 9 and special character— The general format of an assembly language instruction is an Opcode followed → Opcode tells the processor/controller what to do and the Operands provide the data and information required to perform the action specified by the opcode.

I some of the Opcode implicitly contains the operand and in such situation no operand is required (and It is not necessary that all opcode should have operands following them). It is written in assembly code is saved as asm (Assembly file) file or an .sre (source) file. -> Similar to °C' and other high level language programming, multiple source files can be saved called as modules' in assembly language programming.

Teach module is represented by an 'asm' or 'soc' file similar to the (.c' files in Cprogramming. It is known as modular programming. -> modulal programming is used only when the program is too complex or too big. where it is employed when the entire code is divided into submodules and each module is made ne usable. -> Modular programs are awally easy to code, debag and alter. Assembly language to machine language conversion process. - Translation of assembly code to machine code is performed by assembler. O Source file to Object the file Translation - The various steps involved in the conversion of a program written in assembly to corresponding binary file/machine language 95 as shown in figure. Library Files Source file 1 Module Assembler 7 Object File 1 (·aom or .sec file) (Module-1) Source File 2 Lobject file 2 Module Assembler (asm or . src file) (Module -2) Linkel/ Object to Hexfile Absolute Object Locater Converter Machine code -> Each source module is written in Assembly and is stored as asm file. - tach file can be assembled separately to examine the syntax errors and

incorrect assembly instructions.

- Son salarista prosembling of each sref-asm file a corresponding object file is created with extension '. obj'.

The object file does not contain the absolute address of where the generated code needs to be placed on the program memory and hence it is called a ne-locatable > It can be placed at any code memory location and it is the responsibility of the linker (locater to as assign absolute address for this module. -> Absolute address allocation is done at the absolute object file creation stage.

(-> Each module can share variables and sure subroutines (functions) among them. Txporting a variable/function from a module (making a variable/function from a module available to all other modules) is done by declaring that variable / function as PUBLIC in the Source module.) > librapies are specially formatted, ordered program collections of object (2) Library File Greation and Usage modules that may be used by the linker at a later time. -> library file is some kind of source code hiding technique. when the linker processes a library, only there those object modules in the library that are necessary to be create the program are used.

Sibrary that are necessary to be create the program are used.

Sibrary files are generated with extension "lib. Example-"LIB51" toom keil software. (3) Linker and Locator - It is another software utility responsible for linking the various object modules in a multi-module project and assigning absolute oddress to and modules Intel generates an absolute object modelle by extracting the object modules from the library and Cobject files orealed by assembles is generated by assembling the individual modulus of a project). -> The absolute object file is used for creating hex files for dumping into the code

memory of the processor (controller. Example- 'BL51' from Keil Softwale for a Linkel and 'ASI A Locater for for A51 Assemble / C51 Compiler for 8051 specific controller.

(4) Object to Hex file converter -→ It is the final stage in the conversion of Assembly language (mnemonics) to machine language & code. -> Hex file is the represention of machine code and it is dumped into code

memory of the processor/controller.

- Hex files are ASCII files that contain a hexademical organization of target application. It is created from the final 'Aboute Object File' using the Object to flex file Converter was utility.

Advantages of Assembly language Based Development -1) Efficient Code memory and Data Memory Usage (Memory Optimisation). Developer should be well versed with the target processor architecture and memory organisation, optimised code can be written for performing operations.) -) It leads to less utilisation of code memory and efficient utilisation of

data memory.

(2) High Performance -Optimised code not only improves the code memory asage but also improves the total system performance.

(3) Low level hardware access most of the code for low level programming like accessing external device specific registers from the operating system kernel, device drivers and low level interrupt routines etc.

(4) Codo Reverse Engineering -Reverse engineering is the process of understanding the technology behinda product by extracting the information from a finished product.

Drawbacks of Assembly language based development-

-> Assembly language is much harder to program than high level languages. \*

because developer must have thorough knowledge of the architectule,

memory organisation and register details of the target processor is in use. 1 High Development TimeDeveloper Dependency -In assembly language programming, the developers will have the freedom to choose the different memory location and registers of the target processor in use. Target applications written in assembly instructions are valid only for 3) Non-Portable that particular family of processors (Intel x86 processors) and countrollers (ARM11 processors). 2) High Level Language Based Development - tanguage programming is highly time consuming, tedious and requires skilled programmers with sound knowledge of the target -> High level language (like C, C++ or Java), with a supported Cooss compiler converts the application developed in high level language to target processor specific assembly code. High level language to machine language conversion process. The program worten in any of the high level language is saved with the The various steps involved in the conversion of a program written in high extension (.c for C, ocpp for c++ etc). level language to corresponding binary file/machine language as sho wor in figure. Object File 1 Source File 1 Module Cross-Compiler (.c/.cpp etc.) (Module-1) > Object file 2 Source File 2 Module Cross-Compiler (.cl.cpp etc) (Module - 2) Linker/ Alosolute Object File Object to Hex File Locater Converter Machine Code (Hex file) (31)

-> Most of the high level languages support modular programming modular approach and hence multiples source files called modules written in Correspon high level languages.

The Source file corresponding to each module is represented by a file

with an extension (.c or .cpp).

-- Pranslation of High level language source code to executable object code

is done by a cross compiler.

-> Each high level language should have a cross-compiler for converting the high level tanguage source code into the target processor machine code.

-> Without Cross-compiler support a high level language cannot be used for embedded firmware development.

Example - C51 Cross compiler from Keil software is an example for

"C'language for the 8051 family of micro controller.

-> Conversion of each module's source code to corresponding object file is

-> Rest of the steps involved in the conversion of high level language to target processor's machine code are same as that of the steps involved in assembly language based development.

DESCRIPTION Reduced Development Time - Developer requires less or little knowledgement on the internal hardware details and architecture of the target Cross-compiler used for the high level language takes care of the knowledge processor (controller.

of the memory organisation and register details of the target processor in use

and syntax of the high level languages.

(2) <u>Developer</u> Independency - The syntax used by most of high level languages are universal and a program written in the high level language can easily be understood by a second perion knowle knowing the syntax of the language.

3) Portability - Target applications written in high level languages are converted to target processor/Controller understandable format (machine codes) by a cross compiler. An application written in high level language for a particular target processor can be easily converted to another target processor/controller specific application.

Limitations of the High level language Based Development ② Some cross-compilers available for high level languages may not be so efficient in generating optimised target processor specific instructions. 2) Target images created by such compilers maybe messy and non-optimised interms of performance as well as code size. 3 The time required to execute a task also increases with the number of 4) High wel language based code snippets may not be efficient in accessing low level hardware whele as hardware access timing is critical 5) The Investment required for high level language based development took (IDE with cross compiler) is high compared to Assembly tang language based firmware tooks. 3) Mixing Assembly and High level language -> Embedded firmwale development situations may demand the mixing of high language with exsembly and vice versa. - These are availy mixed in three ways (i) Mixing Assembly language with High level language,
(ii) Mixing High well language with Assembly, and (iii) In-line Assembly programming. (i) Mixing Assembly language with High level language -> Assembly soutines are mixed with & in situations, where the entire program is written in 'C' and the cross compiler in use do not have a built-in support for Interrupt Service Routine (ISR) functions implementation. > Here the Programmer wants to take advantage of speed and optimised code Offered by machine code generated by hand written assembly rather than cross compiler generated machine code. -> Writing the hardwale/peripheral access soutine in processor/controller specific Assembly language and "throking it from 'C'.

-> Mixing C' and assembly is little complicated in the sense-the programmer must be aware of how eather &' function and the parameters are passed from the 'C' routine to Assembly and valeus are returned from assembly routine to C' and how 'Assembly routine' is invoked from the 'C' code. Bassing parameter to the assembly soutine and returing values from the assembly routine to the caller () function and the method of invoking the assembly routine from (c) code is cross compile dependent.

(if) Mixing High level language with Assembly (0) (c) with Assembly language) -> Mixing the code written in a high level language like 'C' and Assembly language is useful in the following ways-1. The source code is already available in Assembly language and a routine written in a high level language like 'C' needs to be included to the existing code. 2. The entire source code is planned in Assembly code for various reasons like optimised code, optimal performance, efficient code memory utilization and proven expertise in handling the Assembly, etc. (Few portions of the code may be very difficult and tedious to code in Assembly for example - 16 bit multiplication and division in 8051 Assembly 3. To include built in library functions written in (C) language provided by
the Cross compiler. For example - Built in Graphics library functions and String operations supported by (C'). It is another technique for inverting target processor/controller specific Assembly inotouctions at any location of a source code written in high level language 10. (iii) Inline Assembly → It avoids the delay in calling on assembly soutine from a 'C' code

where it assembly instructions to be instricted one put in a subsoutine

where it assembly with 'C'.

while mixing assembly with 'C'.

special keywords are used to indicate that the start and and a new conditions. while mixing assembly with C.

Special keywords are used to indicate that the start and end of Assembly. C51

Special keywords are used to indicate that the start and end of Assembly. C51

instructions. The keywords are cross compiler specific for example, C51

instructions. The keywords are and #pragma endasm - keywords. Its indicate

ewes the key # Pragma asm and # pragma endasm - keywords.

Programming in Embedded C -> The use of conventional "C' language and its extensions for programming Embedded Eystems is called as 'Embedded C' programming.

-> Brogramming in' Embedded C' is different from conventional Desktop application

-> Brogramming in' Embedded C' is different from conventional Desktop application

development using 'C' language for a particular Os platform.

-> Desktop For a dusktop application developer, there are no restrictions

-> Desktop For a dusktop application developer, as suspences available (in are

imposed in the usage of RAM and ROM as suspences available (in are Surpuis in quantity)

-> Desktop computer contain working memory in the range of megabytes and - Embedded application developers should develop applications in the best possible way which optimises the code memory and working memory usage as well >'C'well is a well structured, well defined and standardised general purpose programming language with extensive bit manipulation support. -> It affels a combination of the features of high level language and assembly and helps in hardware access programming (system level programming) as well as business package developments (like pay roll systems, banking applications, etc). The Conventional (C) language follows ANSI standard and it incorporates various libraries files for different OS. -9 It isaplat from specific we development where Os provides a specific application called as 'Compile' as which converts the programs written in 'C' of the tornet transfer to the programs written in 'C' Tembedded 'C' can be considered as a subset of conventional 'C' language. It supports all 'C' instructions and incorporates a few target procusor specific functions/ to the target procusor. It should be noted that the standard ANSI (c) library implementation is always failored to the target processor (controlled library files in Embedded (c). The implementation of target procusor/controller instructions depends up on both target procussor/controller and cross compiler for embedded 'C' language.

A software program called 'Cross-compiles' is used for the conversion of programs written in Embedded C' to target processor/controller specific instructions (machine language).

(2) Compiler Vs. Cross-Compiler

-> Compiler is a software tool that converts a source code written in a high level language on top of a particular operating system owning on a specific target processor architecture.

Specific target processor architecture.

Native Compilers. A Native compilers. A Native compilers are generally termed as Native Compilers. A native compilers are generally termed as machine (processor) on which it is generales machine code for the same machine (processor) on which it is

- Here the OS, the compiler program and the application making was of the

The source code is converted to the target processor specific machine instructions. The development is platform expecific when as well as target processor on which the OS is sunning). source code our on the same target processor.

Tross compilers are the softwale tools used in cross-platform development applications.

The In Cross compiler platforms, the compiler running on a particular target processor /OS converts the source code to machine code for a target processor whose architectule and instruction set is different from the

The compiler is sunning on (or) for an Operating system which is different


from the awarent development environment Os.


Niel C51 is an example for cross-compiler. The term 'Compiler' is used interchangeably with "Cross-compiler" in embedded firmware applications.

-> Embedded System development is an typical example for cross-platform due lop--ment where embedded firmwase is developed on a machine with Intel/AMD processors processors and the same is converted into machine code for any other target procusor architectule. ex- 8051, PIC, ARM (processors/microcontrollers) etc.

1) Design an automatic Tea/Coffee vending machine based on FSM model for the following requirement. → The Tea/Coffee vending is initiated by user inserting a 5 super coin. After inserting the coin, the user can either select Coffee or 'Tea' or 'Cancel' to cancel the order and take back the coin. - The FSM representation of Automatic Teal Coffee vending machine - It contains four states namely - 'wait for coin', 'wait for User Input,' Dispense Tea' and Dispense Coffee. -> The event 'Insert Coin' (5 Rupee Coin insertion), transitions the state to wait -> The system stougs in this state until a user input is received from the buttons (Cancel', Tea' or Coffee'. (Tea and Coffee are the drink select button). -> If the event triggered in 'wait state' is 'Cancel' button press, the coin is pushed out and the state transitions to 'wait for Coin'.

Je the event received in the 'wait State' is either 'Tea' button press, or 'loffee' button press the state changes to 'Dispense Tea' and 'Dispense Coffee' respectively. - Once the Tea/Coffee vending is over, the sespective states transition back to the -> A few modifications like adding a timeout for the 'wait state' and capturing events like, Walte is not available, 'Tea/Coffee Mix not available' and charging the state to an 'Error state' can be added to enhance this design. FSM Model for Automatic Teal Coffee Vending Machine (State C Event: Tea Button Press Event: Tea Dispensed Action: Dispense Tea Event: Insert Coin State A: wait for Coin Lient. Store But on how Event: Cancel Button State B State B: wait for User 1/p Action Dispense of Red D State A State C: Dispense Tea Action: Coin out Event: Coffee Dispense d State D: Dispense Coffee





It contains

(i) trocus management - It deals with managing the processes/tasks. It includes - (i) setting up the memory space for the process,

(ii) loading the process's code into the memory space,

(iii) allocating system obsources,

(iv) scheduling and managing the execution of the process,

(v) setting up and managing the Process Control Block (PCB), Inter Process Communication and Synchronisation, process termination/ deletion, etc.

allowed of Allebon Cald of milet

(ii) file System Management - It is a collection of relation information. Example-program (source code or executable), text files, image files, word documents, audio/ video files etc

-> The file system management services of Kernel is responsible for

\* The creation, deletion and alteration of files.

\* Creation, deletion and alteration of directories.

\* Saving of files in the secondary storage memory (e.g. Hard disk storage)

\* Providing automatic allocation of file space based on the amount of free

\* Providing a flexible naming convention for the the files.

(ii) Primary memory management - It refers to the volatile memory (RAM) where processes are loaded and variables and shared data associated with each process are stored.

The Memory Management Unit (MMW) of the Kernel is responsible for

\* keeping track of which part of the memory area is currently used by which procus-

\* Allocating and De-allocating memory space on a need basis.

(Dynamic memory allocation).

(iv) I/O System (Device) Management - Kernel is responsible for souting the I/O requests requests coming from different wer applications to the appropriate I/O devices of the system.

- of Application Programming Interfaces (APIs) exposed by the Kernel.
- The Kernel maintains a dist of all the I/o devices of the system.

(v) Secondary storage Management -

It deals with managing the secondary storage memory devices, connected to the system.

Secondary memory is used as backup medium for programs and data since the main memory is volatile.

-> It The Secondary storage management service of Kernel deals with

\* Disk storage allocation.

\* Disk scheduling (Time interval at which the disk is activated to backup data).

(vi) frotection systems - Modern operating systems are designed in such a way to support multiple users with different levels of access permissions like 'Administrator', 'Standard', 'Restricted' etc.

-> Protection Protection deals with implementating the security policies to restrict the access to both user and system resources by different applications or procuses or cuess.

-> In Mulli users supported operating systems, one may not be allowed to view or modify the whole / portions of another user's data

or profile details.

(vii) Interrupt Handler - Kernel provides handler mechanism for all external /internal interrupts generated by the system.

Cubile Servers run on a different memory space, the chances of corrouption of Fernel

services are ideally zero).

Types of Operating Systems.

Operating systems are classified into two types -1) General Purpose Operating System (GPOS) and 2) Real Time Operating System (RTOS) General Purpose Operating Systems (GPOS)- The operating systems are deployed in general computing systems, are referred as General Purpose Operating Systems The GPOS Kernel is more generalised and it contains all kinds of services required for executing generic applications. (where it is quite non-deterministic for executing generic applications.) (GPOS). -> GPOS services can inject random delays into application software and -tic behaviour.) may cause slow responsiveness of an application at unexpected times. These are usually deployed in computing systems where deterministic behaviour is not an important criterion. Example - Windows XP/ms-DOS. 1 Real Time Operating System (RTOS) - It is defined as an operating system which implies deterministic timing behaviour. - Deterministic timing behaviour in RTOS context means the OS services Consumes only known and expected amounts of time regardless the no. of → It implements policies and rules concerning time-critical allocation of a -> It decides which applications should sun in which order and how much time needs to be allocated for each application. Example - Windows CE, GNX, Vx Works, Micro C/OS-II, etc.

The Real Time Keenel The Keonel of a Real Time Operating System is referred as Real Time Kernel.

The Keonel of a Real Time Operating only the minimal set of services

This highly specialised and contains only the minimal set of services for ounning the user applications I tasks.

Basic functions of a Real-Time Keenel - TTypes 5) Memory management 1) Task / Process management 2) Took / Schedule Process Scheduling 6) Interrupt handling 3) Task Process Synchronization 7) Time mouragement. 4) Error/Exception handling. (5)

(1) Task Process Management --> It deals with setting up the memory space for the tasks, loading the task's Code into the memory space, allocating system resources, setting up a Task Control Block (TCB) for the task and task /process termination ideletion. -> A Task Control Block (TCB) is used for holding the information cornesponding to a task. It contains the following set of information. Task ID: Task Identification Number Task State: The women't state of the task (e.g. State = 'Ready' for a task which is ready to execute). Task Type: It indicates the type of the task. It can be a hard real time or soft real time or background task. Task Priority: Task priority = 1 (for task with priority 1). Task Context Binter: Context Pointer. Pointer for context saving. Task Memory Pointers: Pointers to the code memory, data memory and stack memory for the task. Task System Resource Pointers: Pointers to system resources (semaphores, mutexetc) Pointers to other TCBs (TCBs for preceding, next and waiting -> Task management service utilises the TCB of a task in the following way \* Creates a TCB for a task on creating a task. \* Delete / remove the TCR of a task when the task is terminated or deleted \* Reads the TCB to get the state of a task. \* Update the TCB with updated parameters on need basis & \* Modify the TCB to change the pointity of the task dynamically. (2) Task/Process Scheduling - It deals with sharing the CPU among various tasks/
processes. A Kernel application called 'Scheduler' handles the task scheduling. -> scheduler is nothing but an algorithm implementation, which performs the efficient and optimal scheduling of tasks to provide a deterministic behaviour. (6)

(3) Task [Process Synchronisation - It deals with synchronising the concurrent access of a resource, which is shared across multiple tasks and the Communication between various tasks.

(4) Error/Exception handling - It deals with registering and handling the errors

occurred/exceptions raised during the execution of tasks.

-> Inoufficient memory, timeouts, deadlocks, deadline missing, bus errors divide by zero, curknown instruction execution, etc. are examples of

Torons (Exceptions can happen at the Kernel level services or at text took level.

The Deadlock is an example for Kernel level exception, where as timeout is an example for a task level exception. Memory Management - The memory management function of an RTOS Kernel is slightly different. In genual, the memory allocation time increases depending on the size of the block of memory needs to be allocated and the

-> The predictable timing and deterministic behaviour are the primary focus of an RTOS, where it is achieved by comprising the effectiveness of memory allocation.

-> RTOS Kernel uses blocks of fixed size of dynamic memory allocation techniques and the block is allocated for a task on a need basis. The blocks are stored in a Pree Buffer Queue.

→ Some RTOS kernels allow memory protection as optional and the kernel enters a fail-safe mode when an rilegal memory access occurs.

(6) Interrupt Handling - It deals with the handling of various types of interrupts.

Interrupts provide Real-Time behaviour to systems.

Interrupts inform the processor that an external device or an associated task

Thermost inform the processor that an external device or an associated task

requires immediate attention of the CPU.

> Interrupts can be either Synchronous or Asynchronous. Interrupts which occurs in sync with the currently executing task is known as Synchronous Interrupts. Software Interrupts like Divide by zero, memory segmentation error, etc are examples of Synchronous Interrupts.

Asynchronow interrupts are interrupts, which occurs at any point of execution of any task, and are not in sync with the currently executing task. +> for asynchronous interrupts, the interrupt handles is usually written as separate task and it owns ain a different context.

+ It is generated by external devices connected to the processor/controller, times over-flow interrupts, serial data reception/transmission interrupts etc

are example for asynchronous interrupts.

(7) Time Management - Accurate time management is essential for providing precise time reference for all applications.

> The time reference to Kernel is provided by a high-resolution Real-Time Clock

(RTC) hardware chip (hardwale times).

The hardware timer is programmed to interrupt the processor/controller at a fixed rate. This timer interrupt is referred as Times tick!

-> The 'Timer tick' is taken as the timing reference by the Kernel.

- The 'Times tick' interval may vary depending on the hardware times.

thrd Real Time - RTOS & that strictly adhere to the timing constraints for

a task is referred as 'Hard Real-Time' systems. → A Hard Real Time system must meet the deadlines for a task without any slippage. Missing any deadline may produce catastrophic results for Hard-Real-Time systems, including permanent data lose and irroecoverable

-> Hard Real - time systems emphasise the poinciple A late answer is a woong answer! Examples - Air Bag control systems and Anti-lock Brake systems (ABS).

Soft Real-Time - RTOS does that does not quarantee meeting deadlines, but offer the best effort to neet the deadline are referred as Soft Real-Time systems.

-> Missing deadlines for tasks are acceptable for a Soft Real-Time system if the

frequency of deadline missing is within the compliance limit of the Quality of

Service (QOS). -> A Soft Real-Time system emphasises the principle 'A late answer is an acceptable answer, but it could have done bit faster! Il Example - Automatic Teller Machine (ATM), Audio-video play back system.

Multiprocessing, Multitasking and Multiprogramming


To the operating systems context, multiprocessing describes the ability to multiple
execute multiple processes sin simultaneously. -Systems which are capable of performing multiprocessing, are known as multiprocessor systems. Multiprocusor system possess multiple CPUs and can execute multiple processes -> The ability of the operating systems to have multiple programs in memory, which are ready for execution, is referred as multiprogramming. → The ability of an operating system to hold multiple processes in memory and switch the processor (CPU) from executing one process to another process is known as Multitasking.

→ Multitasking creates the illusion of multiple tasks executing in parallel. It involves the switching of CPU from executing one task to another. In a multitasking environment, when task process switch happens, the virtual process or (task process) gets its properties converted into that of the physical The switching of the violual processor to physical processor is controlled by the scheduler of the OS Kernelo -> Multitasking involves 'Context switching', 'Context saving' and Context The act of switching CPU among the processes or changing the current execution context is known as "Context switching". - The act of saving the current context which contains the context details for the currently running process at the time of CPU switching is known as -The process of retrieving the saved context details for a process, which is going to be executed due to CPU switching, is known as Context - Whenever a CPU switching happens, the current context of execution should be saved to retrieve it at a later point of time when the CPU executes the process, which is interrupted currently due to execution switching. The context saving and retrieval is essential for resuming a process exactly from the point where it was interrupted due to CPU switching.

Tasks, Process and Threads The term task' prefets to something that needs to be done. In the operating system context, a task is defined as the program in execution and the related information maintained by the operating system for the program. > Taski is also known as 'Job' in the operating system context. A program A'Broces' is a program, or part of it, in execution. A process is also known as an instance of a program in execution. Multiple instances of the same program can execute simplification while it requires various system resources

A process is sequential in execution while it requires various system resources like CPU for executing the process, memory for storing the code corresponding to the procus and associated variables, I/O devices for information exchange etc.

The Stoucture of a Procuss.



→ The concept of 'Process' leads to concurrent execution (pseudo parallelism)
of tasks and the efficient utilisation of the CPU and other system resources. -> Concurrent execution is achieved through the sharing the of CPU among the

-> A Process mimics a processor in properties and holdo a set of registers, process status, a Program Counter (PC) to point to the next executable

Also a stack for holding the local variables associated with the process and

the code cornesponding, the process.

Memory organisation of a Process A process which inhealts all the properties of the CPU can be considered as a violual processor, awaiting its turn to have its properties switched into the -> When the process or gets its turn, its registers and the program counter register becomes mapped to the physical registers of the CPU. - The memory occupied by the process is segregated into three regions, hamely - Stack memory, Data memory and Code memory. Stack Memory Stack memory grows memory grows Data Memory Code Memory → The 'Stack' memory holds all temporary data such as variables local to the SData memory holds all global data for the process. -> The Code memory contains the program code (instructions) corresponding -> On loading a process into the main memory, aspecific area of memory is


The stack memory usually stalts at the highest memory address from the

memory area allocated for the process.

Example, the memory map of the memory area allocated for the process is 2048 to 2100, the stack memory starts at address 2100 and grows downwards to accompodate the variables local to the process.

Process States and State Transition

→ The creation of a process to its termination is not a single step operation. The process traverses through a series of states devoing its transition from the newly created state to the terminated state.



Processor time for execution is known as 'Ready stati'.

At this stage, the process is placed in the 'Ready list' queue maintained

- The state where in the source code instructions corresponding to the process is being executed is called 'Running State'.

Running state is the state where at running which the process

→ "Blocked State / Wait State" refer to a state swhere a running process is temporarily suspended from execution and does not have immediate accesses to resources.

The blocked state might be invoked by various conditions like:

- (i) the process enters a wait state for an event to occur (eg waiting for wer inputs such as keyboard input) (or)
- (ii) Waiting for getting access to a shared resource.
- A state while the process completes the execution is known as
- Complete State'.


  → The transition of a process from one state to another is known as 'State Transition'.

When a process changes its state from Ready to sunning or from running to blocked or terminated or from blocked to running, the CPU allocation for the process may also change.

-> A Thread is the primitive that can execute code. A Thread is a single sequential flow of control within a process. -, 'Thread' is also known as light weight process where as process

can have many threads of execution.

- Different threads, which are part of a process, share the same address space; meaning they share the data memory, code memory and heap memory area. Memory Organisation of a Process and its associated Threads Stack Memory for Threads Stack memory for Thread 2 Stack Mamory for Process The contract of the same Data memory for process Code memory for process -> Threads maintain their own thread states (CPU register values), Program Counter (PC) and stack. - The memory model for a process and its associated threads are given in figure above. the principle of the state of t what respect the part they be shown to be the sale




There took can be either foreware or licensed copy or evaluation versions.

Licensed versions of the tools are fully featured and fully functional where as trial versions fall into two categories—

(i) tools with limited features, and (ii) full featured copies with limited period of usage.

Embedded System development environment

at sension to fac (1000) deminiment stranger with



Out of Circuit Programming- It is performed outside the target board. embedded is taken out of the target board and it is programmed with the help of a programming device.

-> The programmer device is a dedicated unit which contains the necessary hardware circuit to generate the programming signals.

- The programmer contains a ZIF socket with locking pin to hold the

device to be programmed.

-> The programmer is interfaced to the PC through RS-232/USB/Parablel Bot Interface and it is under control of a utility program running

→ The commands to control the programmer are sent from the utility program to the programmer through the interface.

The sequence of operations for embedded embedding the firmware with a programmel is listed below-1. Connect the programming device to the specified port of PC (LLB/COM

port (parallel port)

3. Execute the programming utility the PC and ensure proper connectivity

is established between PC and programmer.

4. Unlock the ZIF socket by turning the lock pin. 5. Insert the device to be programmed into the open socket as per the


insert diagram shown on the programmer.

7. Select the device name from the list of supported devices. 8 Load the hex file which is to be embedded into the device.

9. Program the device by Program' option of utility program.

to that till the completion of programming operation. 11. Ensure that programming is successfull by checking the status LED on the programmer (or) by noticing the feedback from the utility program.

12. Unlock the ZIF socket and take the device out of programmer.



In System Programming (ISP)

-> Programming is done 'with in the system', meaning the firmwase is embedded into the target device without removing it from the target board.

This the most flexible and easy way of firmware embedding.

The requires target board, PC, ISP cable and ISP utility.

This supporting ISP generates the necessary programming signals internally, using the chip's supply voltage.

-> The target board can be interfaced to the utility program orunning on

PC through Sorial Port/ Pavallel Port/USB.

-> The communication between the Target device and ISP utility will be in a social format.

-> The Serial protocols used for ISP may be 'Joint Test Action Group

(JTAG) or 'Serial Peripheral Interface (SPI) : ex

-> A special ISP mode is used to perform ISP operations the target device and allows to communicate the device the to communicate with an external dutte host through a serial interface, such as a PC or terminal.

In Application Programming

It is a technique used by the firmware running on the target device for modifying a selected portion of the code memory.

-> It modifies the program code memory under the control of the embedded application. where updating calibration data, look up tables, etc which are control in code updating calibration data, look up tables, etc which are stored in cache memory, under the control of the lare

-> The Boot Rom <del>socidant</del> resident API instructions which perform various functions such as programming, erasing, and reading the Flash memory during ISP mode, are made available to the enduser written firmwale for IAP.

-> A Common entry point to these API routines is provided for interfacing

them to the end-user's application.

-> functions are performed by setting up specific registers as required by a specific operation and performing a eall to the common entry

-> For example, in case of subsoutine call, after the completion of the function,

control will return to the end-user's code.

-> The Boot ROM is shadowed with the user code memory in its address range. This shadowing is controlled by a status bit.

-> When this status bit is set, accesses to the internal code memory in this

address range will be from the Boot ROM.

> When cleared, accesses will be from the user's code memory.

- Hence the user should set the status bit prior to calling the Common entry point for IAP operations.

## Thread v/s Process Thread

- (i) Thread is a single unit of execution and is part of process.
  - (ii) Athread does not have its own data memory and heap memory. It shares the data memory and heap memory with other threads of the same process.

(iii) A thread cannot live independently; it lives within the process.

- (iv) There can be multiple threads in a process. The first thread (main thread) calls the main function and occupies the start of the stack memory of the process.
- (v) Threads are very inexpensive to create
- (vi) Context switching is inexpensive and fast.
- (vii) If a thread expires, its stack is reclaimed by the process.
- (viii) It is a light weight process
- (ix) It uses fewer resources
- (x) Operating system is not required for thread switching.

## Process

- (i) Process is a program in execution and contains one or more threads.
- (ii) Process has its own code memory, data memory and stack memory.
- (ili) Aprocess contains at least one thread.
- (iv) Threads with in a process share the code, data and heap memory. Each thread holds separate memory area for stack (shares the total stack memory of the process).
- (v) Processes are very expensive to create.
  Involves many as overhead
- (vi) Context switching is complex and involves lot of O.S overhead and is comparatively slower.
- (vii) If a procus dies, the resources allocated to it are reclaimed by the OS and all the associated threads of the procus also dies.
- (viii) It is a heavy weight process.
- (ix) It uses more resources.
- (x) Operating system interface is required for process switching.

Simulators, Emulators and Debuggers.

(3) Simulator is a software tool used for simulating the various conditions for checking the functionality of the application firmware.

-> IDE provides simulator support and helps in debugging the firmwase

for checking its required functionality.

-> Simulators simulate the target hardware and the fromware execution can be inspected using simulators.

-> The features of simulator based debugging are

1. Purely soft ware based

2. Doesn't require a real target system

3. Very primitive (Lack of featured I/O support. Everything is a simulated one).

4. Lack of Real-time behaviour. Simple → It is based indebugging techniques are straight and for straight forward.

→ For example, If the product under development is a handheld device, to test the functionalities of the various menu and user interfaces, \* a soft form model of the product with all UI (cuser interface) as given in the end product can be developed in software.

→ Soft phone is an example for such simulators

(i) No need for Original Target board

(ii) Simulate Ilo Peripherals

(iii) Simulates Abnormal conditions

(i) Deviation from Real Behaviour Disadvantages (ii) Lack of real time liness.

Emulator is hardware device which emulates the functionalities of the target device and allows real time debugging of the embedded firmware in a hardware environment.

→ It is a self contained hardware device which emulates the target CPU.

-> It contains necessary emulation logic and it is hooked to the debugging application running on the development PC , and connects to the target board through some interface.

-> Emulators is special hardware devices used for emulating the functionality of a processor/controller and performing various debug operations like halt firmware execution, set breakpoints, getorset

-> Emulators can be classified in to

1) Software Emulator - Pure software applications which perform the functioning of a hardware emulator is also called as 'Emulators' for example, it is an application for emulating the operation of a PDA phone for application development. is an example

2) Hardware Emulator - It is controlled by a debugger application orunning on the development PC. The debugger application may be part of the Integrated Development Environment (IDE) or a third party supplied tool.

Disadvantages - (i) Emulator pis the accuracy of replication of target CPU functionalities.

(ii) It is easy to implement for simple target CPUs but for Complex target CPUs it is quite difficult.

Debuggers

→ Debugging in embedded application is the process of diagnosing the firmware execution, monitoring the target processor's registers and memory while the firmware is running and checking the signals from various buses of the embedded hardware.

and really and the retine that her

> Debugging procus in embedded application is broadly classified into two namely - Hardware debugging and Firmware debugging.


Hardware debugging deals with the monitoring of various bus signals and checking the stratus lines of the target hardware.

- Firmware debugging deals with the examining the firmware execution, execution flow, changes to various CPU registers and status registers on execution of the firmware to ensure that the firmware is orunning as per the design design.

-> firmware debugging is performed to figure out the bug or the error

in the firmware which creates the unexpected behaviour.

Simulation based Debugging (or) Monitor Program Based Firmware Debugging -> The ROM monitor is a piece of software running on the target controller that can be seen as a rudimentary operating system, where it uses a numeric display and a nex keypod to allow the user interactive debugging



- To implement break points, the monitor replaces the instruction at the break point address with a jump to the monitor code, which allows to checkthe contents

To resume program executing, the monitor simply restores the original instruction and transfers control back to the application.


The Circuit Emulator takes, place of the target processor. It contains a copy of target processor, plus RAM, ROM, and its own embedded software.

-> It allows to examine the state of the processor while the program is

It was the remote debugger for human interface. It supports software

→ It has real time tracing. It stones the information about each processor

cycle is which is executed. - It allows to see in what order things happen.



→ ICE provides greater flexibility, ease for developing various applications on a single system in place of testing that multiple targeted systems.

-> The main disadvantage is, it is expensive.

is the monitor surface the confined instruction and

the profession backering executively

Problems - Model Question Paper , Shortest Remaining Time (SRT) 1) Describe preemptive SJF (Shortest Job First)/scheduling. Determine average turn around time and average waiting time, if processes P1 P2 and P3 with estimated completion time of 10,5,7 milliseconds enter ready queue together and later P4 with a completion time of 2 msec enters ready (5 marks) queue after 2 msec.

Note: Preemptive SJF (Shortest Job First) Scheduling (i) At the beginning, there are only 3 processes (PI, P2, and P3) available in the Ready' queue and the SJF scheduler picks up the process with the shortest remaining time fore execution completion for scheduling. (ii) The execution sequence diagram is as shown below. where at the beginning

it was P2, P3, P1.

P3 | P1

iii) Now process P4 with estimated execution completion times 2ms enters the Ready'

queue after 2ms of start of execution of P2.

(iv) Since SRT/SJF algorithm is preemptive, the remaining time for completion of process P2 is checked with the remaining time for completion of process P4.

(v) The remaining time for completion of P2 is 3ms which is greater than that of the remaining time for completion of the newly entered process P4 (2ms).
Hence P2 is preempted and P4 is scheduled for execution.

(vi) P4 continues its execution to finish since there is no new procus entered in

the Ready queue during its execution.

(vii) After 2ms of scheduling P4 terminates and now the scheduler again sorts the 'Ready' queue based on the remaining time for completion of the processes present

(viii) Since the remaining time for P2 (3ms), which is preempted by P4 is less than that of the remaining time for other processes in the 'Ready' queue, P2 is

Scheduled for execution. (ix) Due to the arrival of the process P4 with execution time 2ms, the 'Ready' queue is

re-scoted in the order P2, P4, P2, P3, P1.

(26)

Average Turn around Time

Pro amptive Shorte	it Job First /Short	test Remaining T	ime had a land			
2) For the followin	g jobs calculate th	e turnaround tim	e, waiting time using			
pre emptive SJ	scheduling algo-	rithm.				
John	CPU bunot time	Arrival Time				
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	10	0.0				
2	2	3.0	1			
3		4.0				
4	4	5.0				
Solution -						
1 71	J2 J2 J3	J4	J1			
	3 4 5 6	10	17			
Waiting Time	- J1 = 0 - 0 $J2 = 3 - 0$	0 + 10 - 3 = 7n -3 = 0ms	ns l			
	J3= 5-1					
- Andrew		5 = 1 ms				
And waiting Time = $J1 + J2 + J3 + J4 = 7 + 0 + 1 + 1 = 9$						
Ang waiting Tir	ne = 2.25	ms				
Turn around Pime (TAT) = Burst time + Waiting Time						
J1 = 10 + 7 = 17ms						
$J_{2} = 2 + 0 = 2ms$						
J8 = 1 + 1 = 1 ms						
J4 = 4 + 1 = 5 ms						
Average Turn around Time = $31 + 32 + 33 + 34 = 17 + 2 + 1 + 5 = 26$						
Average Turn around Time = 8.5 ms						
27						

Round	Robin	Scheduling	2
CONTRACTOR OF THE PARTY OF THE		co www.	1

3) Consider the following set of process that arrive at time Ons, with the length of CPU burst given in nano seconds. Calculate the average waiting time and average turn around time.

Rovide the Gantt chart for the same (Timeslice = 2 ms):

Process	Burst Time
P1	5
P2	2
P3	6
P4	4

Solution - Gantt Chart

PI	F	2	P3	P4	PI	P3	P4	PI	P3	
										17

Waiting Time

Process

P1

$$0-0+8-2+14-10=10ns$$

P2

 $2-0=2ns$ 

P3

 $4-0+10-16+15-12=11ns$ 

P4

Arerage Waiting Time =  $\frac{10+2+11+10}{4}=\frac{33}{4}=\frac{8.25ns}{4}$ 

Parnaround Time z waiting time + Burst time

Process Turnaround Time

P1 
$$10+5=15ns$$

P2  $2+2=4ns$ 

P3  $11+6=17ns$ 

P4  $10+4=14ns$ 

Average Turnaround Time = 
$$15+4+17+14=50=12.5$$
 ns

Briority Based Scheduling

4) Assume the following processes appive for execution at the time indicated and also mention with the length of the CPU-buost time given in milliseconds

Job	Burst time (ns)	Priority	Arrival Time (ns)
A	10	5	0
В	6	2	0
C	7	4	
D	4	1	1
E	5	3	2

Calculate the average waiting time and average turn around time for preemptive priority scheduling algorithm.

Solution

T	В	D	В	E		С	1 A	7
0	1		5	10	15	2	2	32

Waiting Time and Turn around Time

Johs	Waiting Time	Turnaround Time
A	22 ns	32 ns
В	4 ns	lons
C	14 ns	The
D	0 ns	4ns
E	8 ns	13ns

Average Waiting Time = 
$$\frac{22+4+14+0+8}{5} = \frac{48}{5} = \frac{9.6 \text{ ns}}{5}$$

Average turnaround Time = 
$$32 + 10 + 21 + 4 + 13 = 80 = 16 \text{ ns}$$